Kliknij ten link, aby zobaczyć inne rodzaje publikacji na ten temat: Double Data Rate.

Rozprawy doktorskie na temat „Double Data Rate”

Utwórz poprawne odniesienie w stylach APA, MLA, Chicago, Harvard i wielu innych

Wybierz rodzaj źródła:

Sprawdź 15 najlepszych rozpraw doktorskich naukowych na temat „Double Data Rate”.

Przycisk „Dodaj do bibliografii” jest dostępny obok każdej pracy w bibliografii. Użyj go – a my automatycznie utworzymy odniesienie bibliograficzne do wybranej pracy w stylu cytowania, którego potrzebujesz: APA, MLA, Harvard, Chicago, Vancouver itp.

Możesz również pobrać pełny tekst publikacji naukowej w formacie „.pdf” i przeczytać adnotację do pracy online, jeśli odpowiednie parametry są dostępne w metadanych.

Przeglądaj rozprawy doktorskie z różnych dziedzin i twórz odpowiednie bibliografie.

1

Bonatto, Alexsandro Cristóvão. "Núcleos de interface de memória DDR SDRAM para sistemas-em-chip." reponame:Biblioteca Digital de Teses e Dissertações da UFRGS, 2009. http://hdl.handle.net/10183/17291.

Pełny tekst źródła
Streszczenie:
Dispositivos integrados de sistemas-em-chip (SoC), especialmente aqueles dedicados às aplicações multimídia, processam grandes quantidades de dados armazenados em memórias. O desempenho das portas de memória afeta diretamente no desempenho do sistema. A melhor utilização do espaço de armazenamento de dados e a redução do custo e do consumo de potência dos sistemas eletrônicos encorajam o desenvolvimento de arquiteturas eficientes para controladores de memória. Essa melhoria deve ser alcançada tanto para interfaces com memórias internas quanto externas ao chip. Em sistemas de processamento de v
Style APA, Harvard, Vancouver, ISO itp.
2

Armstrong, Jim. "Rate and Date of Planting Upland Cotton." College of Agriculture, University of Arizona (Tucson, AZ), 1985. http://hdl.handle.net/10150/204035.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
3

Schneider, Karl. "Broadband amplifiers for high data rates using InP, InGaAs double heterojunction bipolar transistors." Karlsruhe : Univ.-Verl. Karlsruhe, 2006. http://deposit.d-nb.de/cgi-bin/dokserv?idn=979772826.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
4

Schneider, Karl [Verfasser]. "Broadband amplifiers for high data rates using InP, InGaAs double heterojunction bipolar transistors / von Karl Schneider." Karlsruhe : Univ.-Verl. Karlsruhe, 2006. http://d-nb.info/979772826/34.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
5

Kittock, David L., Roger Selley, and B. Brooks Taylor. "Summary of 25 Years of Pregermination of Cotton Date of Planting Tests in Arizona." College of Agriculture, University of Arizona (Tucson, AZ), 1985. http://hdl.handle.net/10150/204034.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
6

Elvers, Michael [Verfasser]. "Investigation of Octupole Vibrations in the Rare-Earth Region with Different Experimental Probes and Implementation of a Multithreaded Evaluation Software for Double Coincidence Listmode Data / Michael Elvers." München : Verlag Dr. Hut, 2011. http://d-nb.info/1015605397/34.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
7

Cuha, Volkan. "Study Of Neutrino Interactions In The Chorus Experiment." Master's thesis, METU, 2006. http://etd.lib.metu.edu.tr/upload/12607891/index.pdf.

Pełny tekst źródła
Streszczenie:
The emulsion target of the CHORUS detector was exposed to the wide-band neutrino beam of the CERN SPS between the years 1994 and 1997. In total about 130.000 neutrino interactions were located in the nuclear emulsion target and fully reconstructed. Detailed DATA and Monte Carlo (MC) comparisons were done in order to test reliability of the detector simulation. There is reasonable agreement between DATA and MC. The ratio of deep inelastic neutral-current (NC) to the deep inelastic (DIS) charged-current(CC) $nu_{mu}$ interactions was measured to be frac{NC_{dis}}{CC_{dis}}=0.350pm0.003$. This
Style APA, Harvard, Vancouver, ISO itp.
8

Wang, C. L., and 王純莉. "Synchronous DRAM Using Double-Data-Rate Architecture." Thesis, 1999. http://ndltd.ncl.edu.tw/handle/60255956039528539876.

Pełny tekst źródła
Streszczenie:
碩士<br>長庚大學<br>電機工程研究所<br>87<br>With the development of computer technology, the faster and larger quantity memory is required for improving computer efficiency. The Dynamic Random Access Memory (DRAM) is the highest volume production in the memory market because of the small size. However, the speed of DRAM is slow because of the storage device, capacitor. In recent years, many papers adapt to use various methods to improve the damage of the speed of DRAM. Our studying discusses the data rate improvement of dynamic random access memory. In order to increase the access rate of DRAM, we try to u
Style APA, Harvard, Vancouver, ISO itp.
9

Liu, Huang-Chu, and 劉晃助. "Investigation of Double Data Rate Ⅲ-SDRAM Tree Topology Layout Feasibility." Thesis, 2017. http://ndltd.ncl.edu.tw/handle/6hyrpn.

Pełny tekst źródła
Streszczenie:
碩士<br>國立彰化師範大學<br>電機工程學系<br>105<br>DDR3 SDRAM (Double Data Rate III Synchronous Dynamic Random Access Memory) has double transmit rate as Synchronous Dynamic Random Access Memory, i.e. the data transmission rate is twice as the time clock in the system. Owing to the transmit speed increasing, the performance is also better than traditional SDRAM. The DIMM(Dual In-line Memory Module)is often seen in the Desk-top PC and Notebook. In this field, there is only one method of Fly-By Layout Topology for DDR3; however, that needs more space to implement layout. Today, if automotive control system and
Style APA, Harvard, Vancouver, ISO itp.
10

WU, NIEN-JU, and 吳念儒. "FPGA Digital-to-Time Conveter Based on Dual PLLs and Double Data Rate." Thesis, 2017. http://ndltd.ncl.edu.tw/handle/86693539838626174486.

Pełny tekst źródła
Streszczenie:
碩士<br>國立臺灣科技大學<br>電子工程系<br>105<br>With the technology evolution, chips become much more complicated than ever. For mass production, automatic test equipement (ATE) plays a dominating in semiconductor fabrication. Meanwhile, the digital-to-time converter (DTC) is the key building block in ATE front-end circuit. The thesis focuses on the design of DTC. Instead of traditional delay matrix, a dual phase-locked loops (PLLs) capable of double date rate (DDR) operation is proposed to be the TDC timing core for accuracy enhancement and cost area reduction. The TDC is implemented with Altera Stratix IV
Style APA, Harvard, Vancouver, ISO itp.
11

Di, Cicco Adele. "Development of a FPGA based test system for Double Data Rate high speed memory devices." Tesi di dottorato, 2007. http://www.fedoa.unina.it/1591/1/Di_Cicco_Tecnologie_Innovative_per_Materiali_Sensori_ed_Imaging.pdf.

Pełny tekst źródła
Style APA, Harvard, Vancouver, ISO itp.
12

Chiu, Yu-Ting, and 邱郁廷. "An All-Digital Delay-Locked Loop for Double Data Rate Synchronous Dynamic Random Access Memory Application." Thesis, 2017. http://ndltd.ncl.edu.tw/handle/13497222405046585211.

Pełny tekst źródła
Streszczenie:
碩士<br>國立中央大學<br>電機工程學系<br>105<br>With the flourishing of consumer electronics, Central Processing Unit (CPU) has to be operated in higher frequency to meet the higher quality requirement. The Double Data Rate Synchronous Dynamic Random Access Memory (DDR SDRAM) as the important peripheral of CPU cannot be spared, either. However, the higher operating frequency indicates the larger percentage of clock skew. Therefore, the clock synchronization is necessary. In a normal Delay-Locked Loop (DLL) design, the bottleneck of operating frequency is always limited by the inherent delay of the circuits.
Style APA, Harvard, Vancouver, ISO itp.
13

LAN, JIAN-TING, and 藍建廷. "A High Accuracy FPGA Vernier Time-to-Digital Converter Based on Double Data Rate PLL Delay Matrix." Thesis, 2018. http://ndltd.ncl.edu.tw/handle/242zmr.

Pełny tekst źródła
Streszczenie:
碩士<br>國立臺灣科技大學<br>電子工程系<br>106<br>Conventionally, a 2-D Vernier FPGA TDC was able to achieve 2.5 ps bin size and -2.98~ 3.23 LSB integral nonlinearity (INL) [1]. However, the cell delays of the delay lines cannot be fully controlled. Thus, the TDC performance is strongly dependent on the stochastic distribution of the cell delays. Moreover, the input range is limited to be less than 20ns. A flexible PLL delay matrix capable of double data rate (DDR) operation is proposed in this thesis to generate uniform reference clock phase divisions over [0-2] with much immunity to PVT variations for high
Style APA, Harvard, Vancouver, ISO itp.
14

Tivayanonda, Vartit. "Comparison of Single, Double, and Triple Linear Flow Models for Shale Gas/Oil Reservoirs." Thesis, 2012. http://hdl.handle.net/1969.1/ETD-TAMU-2012-08-11748.

Pełny tekst źródła
Streszczenie:
There have been many attempts to use mathematical method in order to characterize shale gas/oil reservoirs with multi-transverse hydraulic fractures horizontal well. Many authors have tried to come up with a suitable and practical mathematical model. To analyze the production data of a shale reservoir correctly, an understanding and choosing the proper mathematical model is required. Therefore, three models (the homogeneous linear flow model, the transient linear dual porosity model, and the fully transient linear triple porosity model) will be studied and compared to provide correct interpret
Style APA, Harvard, Vancouver, ISO itp.
15

(5929511), Emma J. Bertolaet. "HARD LABOR: PURSUING ECONOMIC CITIZENSHIP AND LEGAL RECOGNITION OF CERTIFIED PROFESSIONAL MIDWIVES IN ALABAMA." Thesis, 2020.

Znajdź pełny tekst źródła
Streszczenie:
<p>Until 1976, women in Alabama could choose to make use of a midwife when they gave birth. In that year, the Alabama state legislature outlawed the practice. This dissertation explores the consequences of that decision as well as the efforts of contemporary non-nurse midwives, also known as Certified Professional Midwives (CPM’s), to re-establish the practice as an option available to birthing women in the state.</p><p> In order to address the consequences of outlawing non-nurse midwives in the state of Alabama a mixed methodology approach is applied. Two years of ethnographic da
Style APA, Harvard, Vancouver, ISO itp.
Oferujemy zniżki na wszystkie plany premium dla autorów, których prace zostały uwzględnione w tematycznych zestawieniach literatury. Skontaktuj się z nami, aby uzyskać unikalny kod promocyjny!