Rozprawy doktorskie na temat „Low-Latency applications”
Utwórz poprawne odniesienie w stylach APA, MLA, Chicago, Harvard i wielu innych
Sprawdź 24 najlepszych rozpraw doktorskich naukowych na temat „Low-Latency applications”.
Przycisk „Dodaj do bibliografii” jest dostępny obok każdej pracy w bibliografii. Użyj go – a my automatycznie utworzymy odniesienie bibliograficzne do wybranej pracy w stylu cytowania, którego potrzebujesz: APA, MLA, Harvard, Chicago, Vancouver itp.
Możesz również pobrać pełny tekst publikacji naukowej w formacie „.pdf” i przeczytać adnotację do pracy online, jeśli odpowiednie parametry są dostępne w metadanych.
Przeglądaj rozprawy doktorskie z różnych dziedzin i twórz odpowiednie bibliografie.
McCaffery, Duncan James. "Supporting Low Latency Interactive Distributed Collaborative Applications in Mobile Environments". Thesis, Lancaster University, 2010. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.524740.
Pełny tekst źródłaLeber, Christian [Verfasser], i Ulrich [Akademischer Betreuer] Brüning. "Efficient hardware for low latency applications / Christian Leber. Betreuer: Ulrich Brüning". Mannheim : Universitätsbibliothek Mannheim, 2012. http://d-nb.info/1034315552/34.
Pełny tekst źródłaTayarani, Najaran Mahdi. "Transport-level transactions : simple consistency for complex scalable low-latency cloud applications". Thesis, University of British Columbia, 2015. http://hdl.handle.net/2429/54520.
Pełny tekst źródłaScience, Faculty of
Computer Science, Department of
Graduate
Tarassu, Jonas. "GPU-Accelerated Frame Pre-Processing for Use in Low Latency Computer Vision Applications". Thesis, Linköpings universitet, Informationskodning, 2017. http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-142019.
Pełny tekst źródłaKy, Joël Roman. "Anomaly Detection and Root Cause Diagnosis for Low-Latency Applications in Time-Varying Capacity Networks". Electronic Thesis or Diss., Université de Lorraine, 2025. http://www.theses.fr/2025LORR0026.
Pełny tekst źródłaThe evolution of networks has driven the emergence of low-latency (LL) applications such as cloud gaming (CG) and cloud virtual reality (Cloud VR), which demand stringent network conditions, including low latency and high bandwidth. However, time-varying capacity networks introduce impairments such as delays, bandwidth fluctuations, and packet loss, which can significantly degrade user experience on LL applications. This research aims to design methodologies for detecting and diagnosing performance anomalies in LL applications operating over cellular and Wi- Fi networks. To achieve this, realistic experimental testbeds were established to collect datasets that characterize network performance and capture key performance indicators (KPIs) of CG and Cloud VR applications over 4G and Wi-Fi environments. These datasets serve as the foundation for evaluating and developing machine learning-based anomaly detection and diagnostic frameworks. The key contributions of this thesis include the development of CATS, a contrastive learning-based anomaly detection framework capable of efficiently identifying user experience degradation in CG applications while remaining robust to data contamination. Additionally, this research introduces RAID, a two-stage root causes diagnosis framework designed to pinpoint the root causes of performance issues in Cloud VR. RAID demonstrated high efficiency in diagnosing Wi-Fi impairments, even with limited labeled data. The findings of this work advance the fields of anomaly detection and root cause diagnosis, offering actionable insights for network operators to optimize network performance and enhance service reliability to support LL applications, which are set to revolutionize communication technologies and drive innovation across various industries
Yang, Binxu. "On the design of a cost-efficient resource management framework for low latency applications". Thesis, University College London (University of London), 2018. http://discovery.ucl.ac.uk/10053739/.
Pełny tekst źródłaTasiopoulos, A. "On the deployment of low latency network applications over third-party in-network computing resources". Thesis, University College London (University of London), 2018. http://discovery.ucl.ac.uk/10049954/.
Pełny tekst źródłaSchuh, Fabian [Verfasser], i Johannes B. [Akademischer Betreuer] Huber. "Digital Communications for Low Latency and Applications for Constant Envelope Signalling / Fabian Schuh. Gutachter: Johannes B. Huber". Erlangen : Friedrich-Alexander-Universität Erlangen-Nürnberg (FAU), 2016. http://d-nb.info/1083259539/34.
Pełny tekst źródłaMasoumiyan, Farzaneh. "Low-latency communications for wide area control of energy systems". Thesis, Queensland University of Technology, 2020. https://eprints.qut.edu.au/135660/1/Farzaneh_Masoumiyan_Thesis.pdf.
Pełny tekst źródłaBrunello, Davide. "L4S in 5G networks". Thesis, KTH, Skolan för elektroteknik och datavetenskap (EECS), 2020. http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-284554.
Pełny tekst źródłaLow Latency Low Loss Scalable Throughput (L4S) är en teknik som syftar till att ge hög bittakt och låg fördröjning för IP-trafik, vilket också minskar sanno- likheten för paketförluster. För att nå detta mål förlitar det sig på Explicit Cong- estion Notification (ECN), en mekanism för att signalera "congestion", det vill säga köuppbyggnad i nätverket för att undvika att paketet kastas. Congestion- signalerna hanteras sedan vid avsändare och mottagarsida där skalbar anpass- ning justerar bittakten efter rådande omständigheter. I detta arbete har utma- ningarna att implementera L4S i ett 5G-nätverk analyserats. Sedan har L4S implementerats på PDCP lagret i ett 5G-nätverkssammanhang genom att an- vända en proprietär nätverkssimulator. För att utvärdera fördelarna med imple- menteringen har L4S-funktionerna använts för att stödja Augmented Reality (AR) videospelstrafik, med IETF-experimentella standard Self-Clocked Rate Adaptation for Multimedia (SCReAM) för bitrate-kontroll. Resultaten visade att med stöd av L4S upplever videospelstrafiken lägre latens än utan stöd av L4S. Förbättringen av latens kommer med nackdelen av en minskning av bit- takt som dikteras av den inneboende avvägningen mellan bittakt och latens. I vilket fall som helst är kapacitetsminskningen med L4S rimlig, eftersom goda kapacitetsprestanda har uppnåtts även vid hög systembelastning. Vidare har paketförlustfrekvensen reducerats avsevärt tack vare införandet av L4S, och om den används i kombination med en Delay baserad schemaläggare (DBS) har en paketförluster mycket nära noll uppnåtts.
Hunter, Timothy Jason. "Large-Scale, Low-Latency State Estimation Of Cyberphysical Systems With An Application To Traffic Estimation". Thesis, University of California, Berkeley, 2015. http://pqdtopen.proquest.com/#viewpdf?dispub=3686329.
Pełny tekst źródłaLarge physical systems are increasingly prevalent, and designing estimation strategies for them has become both a practical necessity and a complicated problem. Their sensing infrastructure is usually ad-hoc, and the estimate of interest is often a complex function of the data. At the same time, computing power is rapidly becoming a commodity. We show with the study of two estimation tasks in urban transportation how the proper design of algorithms can lead to significant gains in scalability compared to existing solutions.
A common problem in trip planning is to make a given deadline such as arriving at the airport within an hour. Existing routing services optimize for the expected time of arrival, but do not provide the most reliable route, which accounts for the variability in travel times. Providing statistical information is even harder for trips in cities which undergo a lot of variability. This thesis aims at building scalable algorithms for inferring statistical distributions of travel time over very large road networks, using GPS points from vehicles in real-time. We consider two complementary algorithms that differ in the characteristics of the GPS data input, and in the complexity of the model: a simpler streaming Expectation-Maximization algorithm that leverages very large volumes of extremely noisy data, and a novel Markov Model-Gaussian Markov Random Field that extracts global statistical correlations from high-frequency, privacy-preserving trajectories.
These two algorithms have been implemented and deployed in a pipeline that takes streams of GPS data as input, and produces distributions of travel times accessible as output. This pipeline is shown to scale on a large cluster of machines and can process tens of millions of GPS observations from an area that comprises hundreds of thousands of road segments. This is to our knowledge the first research framework that considers in an integrated fashion the problem of statistical estimation of traffic at a very large scale from streams of GPS data.
Harmassi, Mariem. "Thing-to-thing context-awareness at the edge". Thesis, La Rochelle, 2019. http://www.theses.fr/2019LAROS037.
Pełny tekst źródłaInternet of Things IoT (IoT) today comprises a plethora of different sensors and diverse connected objects, constantly collecting and sharing heterogeneous sensory data from their environment. This enables the emergence of new applications exploiting the collected data towards facilitating citizens lifestyle. These IoT applications are made context-aware thanks to data collected about user's context, to adapt their behavior autonomously without human intervention. In this Thesis, we propose a novel paradigm that concern Machine to Machine (M2M)/Thing To Thing (T2T) interactions to be aware of each other context named \T2T context-awareness at the edge", it brings conventional context-awareness from the application front end to the application back-end. More precisely, we propose to empower IoT devices with intelligence, allowing them to understand their environment and adapt their behaviors based on, and even act upon, the information captured by the neighboringdevices around, thus creating a collective intelligence. The first challenge we face in order to make IoT devices context-aware is (i) How can we extract such information without deploying any dedicated resources for this task? To do so we propose in our first work a context reasoner [1] based a cooperation among IoT devices located in the same surrounding. Such cooperation aims at mutually exchange data about each other context. To enable IoT devices to see, hear, and smell the physical world for themselves, we need firstly to make them connected to share their observations. For a mobile and energy- constrained device, the second challenge we face is (ii) How to discover as much neighbors as possible in its vicinity while preserving its energy resource? We propose Welcome [2] a Low latency and Energy efficient neighbor discovery scheme that is based on a single-delegate election method. Finally, a Publish-Subscribe that take into account the context at the edge of IoT devices, can greatly reduce the overhead and save the energy by avoiding unnecessary transmission of data that doesn't match application requirements. However, if not thought about properly building such T2T context-awareness could imply an overload of subscriptions to meet context-estimation needs. So our third contribution is (iii) How to make IoT devices context-aware while saving energy. To answer this, We propose an Energy efficient and context-aware Publish-Subscribe [3] that strike a balance between energy-consumption due to context estimation and energy-saving due to context-based filtering near to data sources
Huang, Chia-jui, i 黃家瑞. "A Low Latency/Low Power Memory Controller for Multimedia/DSP Applications". Thesis, 2006. http://ndltd.ncl.edu.tw/handle/66151810656115052838.
Pełny tekst źródła國立中正大學
資訊工程所
94
This thesis proposes a low latency/low power SDRAM memory controller based on AMBA AHB for multimedia and DSP applications. The proposed memory controller exploits the mechanisms of Burst Terminates Burst (BTB) and Anticipative Row Activation (ARA) for low latency memory access. In addition, a priority queue-based arbitration policy is also proposed for achieving low latency, equality and fixed priority multi-channel scheduling. From the experimental results, the proposed memory controller reduces 44% to 63% cycle count when accessing an eight by eight 2-D block. Besides, the proposed memory controller was applied on a MEPG-4 video decoding system for the system level verification. The proposed memory controller improves 16% to 37% performance of the MPEG-4 decoding system.
Lai, Hsu-Te, i 賴旭德. "Low Latency and Efficient Packet Scheduling for Streaming Applications". Thesis, 2003. http://ndltd.ncl.edu.tw/handle/30454995901658632809.
Pełny tekst źródła國立中央大學
資訊工程研究所
91
Adequate bandwidth allocations and strict delay requirements are critical for real time applications. Packet scheduling algorithms like Class Based Queue (CBQ), Nested Deficit Round Robin (Nested-DRR) are designed to ensure the bandwidth reservation function. However, they might cause unsteady packet latencies and introduce extra application handling overhead, such as allocating a large buffer for playing the media stream. High and unstable latency of packets might jeopardize the corresponding Quality of Service since real-time applications prefer low playback latency. Existing scheduling algorithms which keep latency of packets stable require knowing the details of individual flows. GPS (General Processor Sharing)-like algorithms does not consider the real behavior of a stream. A real stream is not perfectly smooth after forwarded by routers. GPS-like algorithms will introduce extra delay on the stream which is not perfectly smooth. This thesis presents an algorithm which provides low latency and efficient packet scheduling service for streaming applications called LLEPS.
Liberatore, Marc D. "Low -latency anonymity systems: Statistical attacks and new applications". 2008. https://scholarworks.umass.edu/dissertations/AAI3315526.
Pełny tekst źródłaHong, Hua-yi, i 洪華憶. "Implementation of Variable-Latency Floating-Point Multipliers for Low-Power Applications". Thesis, 2008. http://ndltd.ncl.edu.tw/handle/69334154350259237827.
Pełny tekst źródła國立中山大學
資訊工程學系研究所
96
Floating-point multipliers are typically power hungry which is undesirable in many embedded applications. This paper proposes a variable-latency floating-point multiplier architecture, which is suitable for low-power, high-performance, and high-accuracy applications. The architecture splits the significand multiplier into upper and lower parts, and predicts the required significand product and sticky bit from upper part. In the case of correct prediction, the computation of lower part is disabled and the rounding operation is significantly simplified so that floating-point multiplication can be completed early. Finally, detailed design and simulation of the floating-point multiplier is presented, together with its evaluation by comparing power consumption with the fast and conventional floating-point multipliers. Experimental results demonstrate that the proposed double-precision multiplier consumes up to 26.41% and 24.97% less power and energy than the fast floating-point multiplier respectively at the expense of only small area and delay overhead. In addition, the results also show that the performance of proposed floating-point multiplier is very approximate to that of fast floating-point multipliers.
Chen, Lyu-han, i 陳律翰. "Credit-based Low Latency Packet Scheduling Algorithm for Real-time Applications". Thesis, 2007. http://ndltd.ncl.edu.tw/handle/10927106907531708792.
Pełny tekst źródła國立中央大學
資訊工程研究所
95
Real-time traffic flows, such as streaming audio and video data, can not endure high or unsteady packet latencies. Unfortunately, some well-known scheduling algorithms such as Weighted Fair Queueing (WFQ), Start-Time Fair Queueing (SFQ)...etc. in real networks will be subjected to high and unsteady latencies due to the unsteady queueing delay problem, `the buffer underrun problem'', that we will explain later in this paper. A few scheduling algorithms address this problem in recent years like Low Latency Queueing (LLQ) which may suffer from low priority traffic starvation problem. The QoS guarantee only satisfies the flow with highest priority. Another one that addresses this problem is Low Latency and Efficient Packet Scheduling algorithm (LLEPS) which requires additional parameter, time slot, support accurately. And how to determine the time slot value exactly to enable LLEPS to work efficaciously is another problem and is not mentioned in LLEPS. Even if we use accurate time slot value, the queueing delay of LLEPS is not stable enough when packets come in burst in the real networks. Therefore, in this paper, we propose a packet scheduling algorithm, Credit-Based Low Latency Packet Scheduling (CBLLPS), using adaptive credit function to ensure low latency for streaming applications. Some simulation results are also presented.
Chen, Po-Yun, i 晉伯芸. "Development of DVB-MHP Tool for Authoring Low-Latency Interactive TV Applications". Thesis, 2006. http://ndltd.ncl.edu.tw/handle/zpyyz2.
Pełny tekst źródła國立臺北科技大學
電機工程系所
94
Thanks to rapid growth of digital television (DTV) technology, TV operator can now deliver applications for interactive services via television broadcasting system. DVB-MHP standard defines the delivery of interactive applications using DSM-CC carousel for the purpose of periodical transmission. For the transport stream carrying multiple services, the bandwidth allocated for the application becomes limited, and thus the application delivery time and start-up time in the receiver could be painfully slow if the large size applications are carried in the DSM-CC carousel, especially for the low-end receiver with limited cache space. To reduce this latency form the head end to the MHP receiver, an MHP multi-shot application framework is proposed to utilize the cache of the receiver more efficiently. This architecture makes a division of application resources into shot units, optimizes the application start up time by repeating the very initial shot in the carousel, and introduces a pre-loading method to cache the next shot candidates in advance. Furthermore, this architecture is integrated into our self-developed MHP authoring tool for rapid design in graphic user interface (GUI), and is successfully verified.
Beuschel, Ralf Michael [Verfasser]. "Video compression systems for low-latency applications / von Ralf Michael Beuschel, geb. Schreier". 2010. http://d-nb.info/1001992385/34.
Pełny tekst źródłaWang, Chih-Wei, i 王志偉. "An Optimal Frame Data Mapping with Low Latency Memory Controller for Multimedia Applications". Thesis, 2007. http://ndltd.ncl.edu.tw/handle/04452187380187187400.
Pełny tekst źródła國立中正大學
資訊工程所
95
The thesis proposed an optimal frame data mapping with low latency memory controller based on AMBA AHB interface for multimedia application. The proposed memory controller exploited optimized frame data mapping and the mechanisms of BTB and ARA for low latency memory access. The goal reduced the access cycle count and improved total system performance. The proposed optimal frame data mapping allocate frame data into memory address in block-based type according to access type of video operation. It will allocate frame data into suitable address for different block size and reduce the latency time of access frame data. For low latency mechanisms : BTB solves the limitation of AHB interface and non-sequential data access,It will increase bus utilization and reduce the latency time of access non-sequential data;ARA used the parallelism process of memory bank to reduce the overhead of cross memory row access. From the simulation result, the proposed memory controller improved 40 % system performance of the MPEG-4 and MPEG-2 decoder system.
Cheng, Hung-Yi, i 鄭宏毅. "Scattering Channel Estimation and Multi-Connectivity Technology for 5G Low Latency Applications Under indoor mmWave Small Cells". Thesis, 2018. http://ndltd.ncl.edu.tw/handle/fnettr.
Pełny tekst źródła國立臺灣大學
電子工程學研究所
106
The next generation communication systems (5G) have three directions: enhanced mobile broadband (eMBB), massive machine type communications (mMTC), and ultra-reliable and low latency communications (URLLC). Low latency service delivery is probably one of the most challenging 5G goals, which may imply costly investments. The introduction of low latency applications represents substantial technical challenges but foresee major changes in the way businesses are made. That is, the upcoming 5G wireless communication standard supporting low latency creates new indoor business demands, such as the healthcare industry, transport industry, entertainment industry, and the manufacturing industry Along with the evolution of wireless technologies, users are expected to have indoor real-time applications. Under tight timing constraints, some applications require ultra-reliable communication, for instance mission-critical controls, while others involve high-throughput transmission, for instance augmented reality (AR). It is very challenging to fulfill the stringent timing requirements of various resource-hungry services. To achieve these goals, many possible solutions are proposed in ultra-dense millimeter-wave (mmWave) networks (UDN). Furthermore, to improve signal quality or reliability in UDN, multi-connectivity techniques emerge, where one device can be simultaneously connected to several small cells (SCs). Recently, the hybrid beamforming design for mmWave devices, which can simultaneously transmit several data streams, has been considered attractive for high-reliable or high-throughput communications. However, under low-latency criteria, this hybrid design must require instantaneous multi-path channel state information (MP-CSI). That is, an effective multi-beam steering and estimation algorithm are desired. In this dissertation, we concentrate on such indoor low-latency mmWave scenarios and develop fast mmWave channel estimations under limited training steps. There are two main scenarios. First, for high-throughput and low-latency required devices, we develop a novel ideal about progressive channel estimation at a single transceiver. Our algorithms make multiple coarse beams emerge within a few training steps. Hence, multiplexing gain can occur immediately. On the other side, for ultra-reliable and low-latency communications, our method aims to measure as many links as possible in a limited training time instead of all possible links at an mmWave UDN. Multi-connectivity is rapidly established. There are three main topics in this work. First, for high-throughput devices, we propose Progressive Multi-Beam Estimation which probes multiple channel gains concurrently instead of sequentially. This algorithm provides a preliminary concurrent multi-beam steering. Based on a DFT-based (Discrete Fourier Transform) codebook, this method is also called DFT-based PMBE. The PMBE takes only 3% training steps of exhaustive search to achieve 85% spectral efficiency of the exhaustive case. In the second part of this dissertation, we further enhance our multi-beam probing technique by combining a proposed FFT-based (Fast Fourier Transform) codebook with our PMBE. Meanwhile, an FFT-based hybrid beamforming design is proposed with a single-connected architecture, a hardware-efficient, and energy-efficient architecture. This FFT-based codebook can be considered as a DFT codebook (Discrete Fourier Transform) with built-in bit-reversal scrambling mechanism, so as to improve the multiplexing gain. In the third part of this dissertation, we focus on the ultra-reliable and low-latency devices which achieve high reliability by some multi-connectivity strategies. For low-latency requirements, an efficient multi-connectivity estimation under strict-limited training steps is indeed. We propose down_uplink multi-connectivity measurements using the FFT-based codebook estimating multiple links from different SCs. Simulation results show that our method can take less training steps to access more SCs and it also acquires high multi-link quality. In summary, for a high-throughput device or for a high-reliable device, the proposed algorithms are quite efficient to address their low-latency estimation problems.
Kala, S. "ASIC Implementation of A High Throughput, Low Latency, Memory Optimized FFT Processor". Thesis, 2012. https://etd.iisc.ac.in/handle/2005/2557.
Pełny tekst źródłaKala, S. "ASIC Implementation of A High Throughput, Low Latency, Memory Optimized FFT Processor". Thesis, 2012. http://etd.iisc.ernet.in/handle/2005/2557.
Pełny tekst źródłaHu, Junhao. "Directed connectivity analysis and its application on LEO satellite backbone". Thesis, 2021. http://hdl.handle.net/1828/13369.
Pełny tekst źródłaGraduate