Dissertations / Theses on the topic '2-D DCT'
Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles
Consult the top 26 dissertations / theses for your research on the topic '2-D DCT.'
Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.
You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.
Browse dissertations / theses on a wide variety of disciplines and organise your bibliography correctly.
Andersson, Mikael, and Per Karlström. "Parallel JPEG Processing with a Hardware Accelerated DSP Processor." Thesis, Linköping University, Department of Electrical Engineering, 2004. http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-2615.
Full textThis thesis describes the design of fast JPEG processing accelerators for a DSP processor.
Certain computation tasks are moved from the DSP processor to hardware accelerators. The accelerators are slave co processing machines and are controlled via a new instruction set. The clock cycle and power consumption is reduced by utilizing the custom built hardware. The hardware can perform the tasks in fewer clock cycles and several tasks can run in parallel. This will reduce the total number of clock cycles needed.
First a decoder and an encoder were implemented in DSP assembler. The cycle consumption of the parts was measured and from this the hardware/software partitioning was done. Behavioral models of the accelerators were then written in C++ and the assembly code was modified to work with the new hardware. Finally, the accelerators were implemented using Verilog.
Extension of the accelerator instructions was given following a custom design flow.
Martišek, Karel. "Adaptive Filters for 2-D and 3-D Digital Images Processing." Doctoral thesis, Vysoké učení technické v Brně. Fakulta strojního inženýrství, 2012. http://www.nusl.cz/ntk/nusl-234150.
Full textMartišek, Karel. "Adaptivní filtry pro 2-D a 3-D zpracování digitálních obrazů." Doctoral thesis, Vysoké učení technické v Brně. Fakulta strojního inženýrství, 2012. http://www.nusl.cz/ntk/nusl-234015.
Full textHantehzadeh, Neda. "3-D Face Recognition using the Discrete Cosine Transform (DCT)." Available to subscribers only, 2009. http://proquest.umi.com/pqdweb?did=1964658571&sid=3&Fmt=2&clientId=1509&RQT=309&VName=PQD.
Full textCesbron, Florian. "Influence de l'herbier de Zostera noltei sur la méiofaune benthique et la géochimie de sédiments intertidaux du Bassin d'Arcachon." Thesis, Angers, 2015. http://www.theses.fr/2015ANGE0052/document.
Full textThis thesis aimed to study the geochemical microenvironments created by Zostera noltei meadows and its root system in Arcachon Basin and to evaluate the effect of these microenvironments 1) on living benthic foraminifera ecology, a group of organisms present in large densities in sediment which impact on marine biogeochemical cycles remain poorly known and 2) on the chemical species and associated benthic fluxes. To fulfill these objectives, a multidisciplinary strategy was developed. The study of benthic foraminiferal ecology at centimeter scale, conducted in sediments with or without vegetation in February and July 2011, has shown the presence of three major species with specific metabolisms. Zostera noltei meadows seem to influence the densities and the living depth of heterotrophic (Ammonia tepida) and mixotrophic (Haynesina germanica) calcareous species, present in the sediment surface. The third species (Eggerella Scabra), which anaerobic metabolism is still to discover, is found throughout the sedimentary column and seems to prefer the organic matter coming from the degradation of the seagrass. In surface sediment, the contribution of these three species to aerobic remineralization was estimated at 7%, i.e. 5 times more than the maximum rates previously recorded in marine environments. The presence of the seagrass also influences geochemistry where enriched iron and depleted sulfide structures are observable in 2D thanks to DET-DGT gels developed here. Dissolved phosphorus depended on seagrass uptake and was highly concentrated only as scattered spots. A slice of sediment, taken face to face with the DET-DGT gel, was also conducted during this study aiming to map the solid phase and foraminiferal density. Despite this work is still in progress, methods such as X-ray microfluorescence and microtomography showed promising perspectives. New research pathways have been opened through technological developments and innovative approaches combining physiology, ecology, and geochemistry
Harper, Heather McRae. "A molecular-dynamics study of the frictional anisotropy on the 2-fold surface of a d-AlNiCo quasicrystalline approximant." [Tampa, Fla] : University of South Florida, 2008. http://purl.fcla.edu/usf/dc/et/SFE0002776.
Full textZhu, Jingwen. "Study of B-H agostic interactions andc onsequence sfor hydrogen storage." Thesis, Sorbonne université, 2018. http://www.theses.fr/2018SORUS182/document.
Full textWith the increasing demand of clean energy carriers, ammonia borane and its related amine-borane compounds have emerged as attractive candidates for hydrogen storage materials due to their relatively high weight percentage of available hydrogen (19.6% for ammonia borane) as well as the potential reversibility for the hydrogen release reactions. Actual applications would benefit from controlled reactions occurring close to room-temperature. In this context, catalytic dehydrogenation/dehydrocoupling of amine-borane appears as a promising solution. In this thesis the Group IV metallocene (Cp2M, M = Ti, Zr and Hf) are mainly discussed. The dehydrocoupling of HMe2N·BH3 catalyzed by titanocene was investigated both experimentally and theoretically but no agreement were reached. In this work, systematic characterization of M···H-B 3-center 2-electron interactions involved in reaction intermediates were carried out with QTAIM and ELF topological approaches. Afterwards, detailed mechanisms were further studied. Computational results have demonstrated that the dispersion corrected DFT (DFT-D) method was indispensable for a correct enegetic prediction for reaction pathways. The identification of a van der Waals complexe also plays a central role for a reaction mechanism with good agreement with experimental observations
Sciacca, Davide. "Structure and electronic properties of Ge-based 2D crystals." Thesis, Lille, 2021. http://www.theses.fr/2021LILUI009.
Full textIn this thesis, we have studied the properties of two 2D materials made of germanium: germanene, the equivalent of graphene, and a multilayer stack of germanene terminated with methyl groups. Due to a buckled atomic structure and a strong spin orbit coupling, these materials stand out from graphene and graphite. Although much studied in theory, their physical properties remain little characterized. In the case of germanene, the study of this material was carried out by depositing germanium on an aluminum (111) surface in ultra-high vacuum. For relatively low temperatures, around 100° C, the growth of germanene is epitaxial with two structures: the (3x3) reconstruction and the (√7x√7) reconstruction. Scanning tunneling microscopy has been used to deepen our knowledge of these phases. First of all, we were interested in the electronic properties. Spectroscopic measurements were carried out at temperatures of 77K and 5K. Unfortunately, they did not reveal the true nature of germanene due to the strong electronic coupling of this material with the aluminum surface.Throughout an unexpected diversity of spectra, this analysis showed the weak adhesion of germanene to the Al(111) surface, which leads to frequent contamination of the apex of the tip of the microscope by atoms of the area. In addition to spectroscopic measurements, the growth of small-sized sheets enabled the study of the edge structure. Observations by tunneling microscopy showed that these sheets grow in the plane of the aluminum atomic terraces. Their edges generally present a clearer contrast than the rest of the sheet. To better understand this change of contrast, ab-initio calculations based on density functional theory (DFT) have been performed. They showed the key role of aluminum atoms in the formation of edges, with both zigzag or armchair structures. Unlike single-sheet germanene which requires an epitaxial growth, germanane crystals can be chemically synthesized, which ensures the electronic decoupling of the material from its environment. We carried out a multi-physics analysis of such crystals passivated by methyl groups, which revealed two types of crystals. The largest, around 10 micrometres in lateral dimension, are polycrystalline, contain water molecules intercalated between the layers or have oxidized surfaces and become charged under electron irradiation due to the presence of isopropanol at the interface with the host substrate. The smallest, identified as the purest, are the most prone to being characterized by ultra-high vacuum four-probe transport measurements. These measurements showed a transport of holes, which occurs in the volume of the microstructure. This unexpected bulk transport for a lamellar material suggests the presence of defects and imperfection in the plane of the layers, which calls for a better control of the synthesis of these crystals
Song, Brian Inhyok. "EXPERIMENTAL AND ANALYTICAL ASSESSMENT ON THE PROGRESSIVE COLLAPSE POTENTIAL OF EXISTING BUILDINGS." The Ohio State University, 2010. http://rave.ohiolink.edu/etdc/view?acc_num=osu1281712538.
Full textMathieu, Claire. "Approche intégrée "Spectroscopies électroniques et Calculs ab-initio d' états de c oeur excit és" des modes d'adsorption de l'ammoniac et de diamines sur la surface Si(001)-2 x1." Phd thesis, Université Pierre et Marie Curie - Paris VI, 2009. http://tel.archives-ouvertes.fr/tel-00796706.
Full textLiu, Gau-Shin, and 劉高勳. "Fast Algorithms for the 2-D DCT and 2-D DFT." Thesis, 1994. http://ndltd.ncl.edu.tw/handle/22426026844768511988.
Full textShiue, Li-Min, and 薛立民. "The algorithms for 2-D DCT." Thesis, 1995. http://ndltd.ncl.edu.tw/handle/30676790875569428516.
Full textLIN, RU-YONG, and 林如湧. "Design of pipelined 2-D DCT processor." Thesis, 1991. http://ndltd.ncl.edu.tw/handle/32595170277994344235.
Full textChiu, Jiun-Ying, and 車俊英. "A Low Power 2-D DCT Chip Using Direct 2-D algorithm." Thesis, 1997. http://ndltd.ncl.edu.tw/handle/96338602895187283685.
Full text國立臺灣大學
電機工程學系
85
The discrete cosine transform (DCT) has been recognized as one of the keytechniques in image and video compression standards. Recently, these standardsare applied to the portable devices which are battery-powered. Thus, in oder toprolong the using time between recharging, it is imperative to develop a DCTmodule which consumes less power. In this thesis, a low power 8$\times$8 2-D DCT CMOS VLSI design based on direct 2-D approach is implemented. The direct 2-D method for the DCTreduces computational complexity by taking advantage of the attribute of complexnumber. According to this algorithm, a parallel distributed arithmetic (DA) architecture at reduced supply voltage is derived. Moreover, in the real circuit implementation of the chip, a hybrid-architecture adder of low power consumption is proposed. Also, a power-saving ROM and a low voltage two-port SRAM with sequentialaccess are designed. Both the adder and the memories are the main modules of the 2-D DCT chip to approach low power. In addition to these modules, some peripheralcircuits such as registers are also under the low power considerations. After that, the resultant 2-D DCT chip is realized by 0.6 $\mu$m single-poly double-metal techlnology. The goal of its throughput is set at 200 MHz in order to meet the requirement of the real-time HDTV signal processing. The power simulated by module is 228mW. Finally, the chip can run at 133MHz maximumly and consumes 138mW at 100MHz.
Tsai, Lei-Luo, and 蔡磊駱. "IMPLEMENTATION OF 2-D DCT/IDCT VLSI ARCHITECTURE." Thesis, 1999. http://ndltd.ncl.edu.tw/handle/58937135731980105959.
Full text大同工學院
電機工程研究所
87
This thesis discusses the design of a combined DCT/IDCT CMOS integrated circuit for general video application. We know that the discrete cosine transform is widely used in several international standards, in this thesis, we use a low-complexity, and high-performance architecture to realize a DCT/IDCT chip. Beside, we also use some technique (tree structure) to improve the chip performance. Based on TSMC SPTM 0.6μm CMOS technology and COMPASS 0.6μm cell library, our DCT chip is implemented. It integrates about 120k transistors, and die size occupies a silicon area of 5415μm x 5495μm, and simulation results show that the clock rate can be up to above 85MHz that conforms our requirement.
Liu, Min-Chih, and 劉旻智. "VLSI IMPLEMENTATION OF 2-D DCT/IDCT ARCHITECTURE." Thesis, 2008. http://ndltd.ncl.edu.tw/handle/58319845538696646120.
Full text大同大學
電機工程學系(所)
96
The digit compress technology is concerned by people extremely. The 2-D DCT and IDCT are widely used and the most effective compression technology in image compressing. There are also a lot of new algorithms being proposed all the time, but most structure application will spend too much cost. This paper takes the short time to market and low cost as the direction in design. We make the design to be an DCT/IDCT IP under the consideration of the area and speed of the chip. Though 2-D DCT/IDCT roughly are divided into row-column decomposition (RCD) and not row-column decomposition (NRCD). NRCD is more efficient than RCD, but it is relatively too complex for hardware to be implemented. So the design structure of this thesis also uses RCD as usual. And in order to get higher throughput, it uses two 1-D DCT/IDCT circuit units to do parallel operation. It also uses the improved shift-and-add multiplication logic to balance each multiplication path and save hardware resource. Combined with the concept of pipeline, the design can deal with input data continually. Finally, we can ensure the design reaching the requirements with the function and timing checking. Then we enforce placement and routing steps of back-end flow to finish the physical layout and make physical verifications to guarantee that the chip can be tape-outed.
曾盟鈞. "A Design of High Performance 2-D DCT/IDCT Processor." Thesis, 1998. http://ndltd.ncl.edu.tw/handle/35714584534535445296.
Full text中華大學
電機工程研究所
86
Discrete Cosine Transform (DCT) has been commonly adopted in many transformation application such as image, video, and facsimile. The discrete transform (DCT) has been recognized as one of the standard techniques in image compression. Therefore, a core processor that rapidly compputes DCT/IDCT has become a key comonent-in image compression in VLSI implementation. This paper describes ka 100-MHz two-dimensional DCT/IDCT core processor, whice is applicable to the real-time processigng of H.263 signals. Furthermore, mean values of errors generated in the core were minimezed to enhance the computational accuracy with the word-length constraints. Consequently,it features the fast operating speed under the low area with ist sufficient accuracy satisfying the specifications in CCITT recommendation H.263.
朱瑞欽. "An efficient adder-based 2-D DCT/IDCT IP core design." Thesis, 2003. http://ndltd.ncl.edu.tw/handle/58577354836897901875.
Full textHung, Ming-Chi, and 洪明吉. "VLSI Implementation of An Area Efficient 2-D DCT/IDCT Architecture." Thesis, 2001. http://ndltd.ncl.edu.tw/handle/36736917762404073846.
Full text逢甲大學
自動控制工程學系
89
There are many efficient VLSI architectures of 2-D DCT and 2-D IDCT for area and processing speed points of view. However, most of them spend much cost for using in a real-time digital video codec system. The aim of our research work was to develop an area efficient and low complexity VLSI architecture of 2-D DCT and 2-D IDCT for real-time digital low bit-rate video codec system. Hardware cost and performance of this architecture are main key point. It is based on the row-column decomposition technique. This architecture would be shown that a single 1-D DCT/IDCT could take role of 2-D DCT and 2-D IDCT. It can be achieved through precise timing scheduled. Intuitively, three 1-D DCT/IDCT and a matrix transposition could be saved as compared to the conventional architectures which usually use two one-dimensional transforms and transposition memory. To reduce its processing time, the proposed architecture used 3-bit serial distributed arithmetic, parallel and pipelined method. We simulated the finite wordlength of the proposed 2-D DCT/IDCT algorithm with C language. Then, based on TSMC 0.35um process technique, Galax! 0.35um cell library is used to implement the 2-D DCT/IDCT architecture. In proposed architecture, 11895 gates were consumed roughly for 45 MHz operating clock. As a result, this architecture can be characterized to maximize the utilization of the hardware resources. It also can be applied to the ASIC chips for real-time digital low bit-rate video codec system and multimedia services especially requiring low cost and low hardware complexity.
An, Shaofeng. "A recursive computation of the 2-D DCT : algorithm, architectures and FPGA implementation." Thesis, 2008. http://spectrum.library.concordia.ca/975639/1/MR40877.pdf.
Full textHuang, Hsiang-Chou, and 黃祥洲. "New Architecture for High Throughput-Rate Real-Time 2-D DCT and the VLSI Design." Thesis, 1996. http://ndltd.ncl.edu.tw/handle/96930920650888139238.
Full text淡江大學
電機工程學系
84
The discrete cosine transform (DCT) has been widely used as the core of digital image and video signal compression. However, its computation is so intensive and is of great necessity to meet the requirement of high speed. In this thesis, a new architecture for VLSI implementation of 2-D DCT chip has been developed. This architecture contains the following features : (1) using the programming logic array (PLA) to replace multipliers, (2) overlappedrow-columnoperations and pipelined structure to reduce the totalcomputation time, (3) highly modular and regular structure for efficient VLSI implementation. This chip is designed for real-time digital video data and the processing data rate is more than 50 MHz. It performs more than 800 million multiplication and accumulation operations per second. The VLSI chip will be implemented by TSMC's 0.8 SPDM CMOS process, and the cell library is provided by ITRI CCL. The hier achical modules of this chip is designed by Verilog HDL and synthsized by Synopsys synthsis tools, and the circuitlayout is using Cadence CAD tools for automatically place and route.
Sun, Mao Jen, and 孫茂仁. "High-Efficiency and Low-Power Architectures for 2-D DCT and IDCT Based on CORDIC Rotation." Thesis, 2006. http://ndltd.ncl.edu.tw/handle/75031001524206880497.
Full text中華大學
電機工程學系碩士班
94
Abstract With the rapid growth of modern communication applications and computer technologies, image compression is increasingly in demand. From the compression point of view, transform coding is superior to linear predication coding. Walsh-Hadamard transform is the simplest one, in which the computations involved in the kernel matrix are only additions and subtractions. As cosine transform approximates to the optimal Karhunen-Loeve transform, which is however much more complicated in practice, discrete cosine transform (DCT) has been widely used in the image compression task. Moreover, DCT is adopted by the JPEG standard. Two-dimensional discrete cosine transform (DCT) and inverse discrete cosine transform (IDCT) have been widely used in many image processing systems. In this paper, efficient architecture with parallel and pipelined structures are proposed to implement 8x8 DCT and IDCT processors. In which, dual-bank of SRAM (128 words) and single bank of SRAM (64 words),the coefficient ROM (6 words) is utilized for saving the memory space. The kernel arithmetic unit, i.e. multiplier, which is demanding in the implementation of DCT and IDCT processors, has been replaced by simple adders and shifters based on the double rotation CORDIC algorithm. The proposed architectures for 2-D DCT and IDCT processor not only simplify hardware but also reduce the power consumption with high performances. The proposed parallel-pipelined architecture for 2-D DCT and IDCT processors have been written in Verilog® and synthesized by TSMC 0.18μm 1P6M CMOS cell libraries. Finally, the layout of the design is generated automatically by the Astro Layout Tools in a 0.18μm 1P6M CMOS technology. The core sizes and power consumptions can be obtained from the reports of Synopsys® design analyzer and PrimPower®, respectively.
Mehrotra, Abhishek. "Shape Adaptive Integer Wavelet Transform Based Coding Scheme For 2-D/3-D Brain MR Images." Thesis, 2004. http://etd.iisc.ernet.in/handle/2005/1171.
Full textAntunes, Corrêa Cinthia. "Strukturní analýza vybraných silicidů přechodných kovů pomocí rentgenové difrakce a dynamického upřesňování dat z elektronové difrakce." Doctoral thesis, 2017. http://www.nusl.cz/ntk/nusl-369550.
Full textWen-HoJuang and 莊文河. "Low-complexity, High-accurate, and Forward-path Computation of Time-frequency Analyzer Design based on 2-D Sliding/Hopping DFT." Thesis, 2019. http://ndltd.ncl.edu.tw/handle/q438x2.
Full textClaeyssen, Éric. "Caractérisation biochimique et physiologique de la fonction catalytique de l'hexokinase dans la racine de pomme de terre (Solanum tuberosum)." Thèse, 2007. http://hdl.handle.net/1866/18272.
Full text