Relevant bibliographies by topics / Adder design

Contents

  1. Journal articles
  2. Dissertations / Theses
  3. Books
  4. Book chapters
  5. Conference papers
  6. Reports

Academic literature on the topic 'Adder design'

Author: Grafiati
Published: 4 June 2021
Last updated: 2 February 2022

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the lists of relevant articles, books, theses, conference reports, and other scholarly sources on the topic 'Adder design.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Journal articles on the topic "Adder design"

1

S. B, Rashmi, Praveen B, and Tilak B G. "Design of Optimized Reversible BCD Adder/Subtractor." International Journal of Engineering and Technology 3, no. 3 (2011): 230–34. http://dx.doi.org/10.7763/ijet.2011.v3.229.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Yagain, Deepa, Vijaya Krishna A, and Akansha Baliga. "Design of High-Speed Adders for Efficient Digital Design Blocks." ISRN Electronics 2012 (September 26, 2012): 1–9. http://dx.doi.org/10.5402/2012/253742.

Full text
Abstract:
The core of every microprocessor and digital signal processor is its data path. The heart of data-path and addressing units in turn are arithmetic units which include adders. Parallel-prefix adders offer a highly efficient solution to the binary addition problem and are well suited for VLSI implementations. This paper involves the design and comparison of high-speed, parallel-prefix adders such as Kogge-Stone, Brent-Kung, Sklansky, and Kogge-Stone Ling adders. It is found that Kogge-Stone Ling adder performs much efficiently when compared to the other adders. Here, Kogge-Stone Ling adders and ripple adders are incorporated as a part of a lattice filter in order to prove their functionalities. It is seen that the operating frequency of lattice filter increases if parallel prefix Kogge-Stone Ling adder is used instead of ripple adders since the combinational delay of Kogge-Stone Ling adder is less. Further, design and comparison of different tree adder structures are performed using both CMOS logic and transmission gate logic. Using these adders, unsigned and signed comparators are designed as an application example and compared with their performance parameters such as area, delay, and power consumed. The design and simulations are done using 65 nm CMOS design library.
APA, Harvard, Vancouver, ISO, and other styles
3

B Gowda, Ranjith, and R. M Banakar. "Design of high speed low power optimized square root BK adder." International Journal of Engineering & Technology 7, no. 2.12 (April 3, 2018): 240. http://dx.doi.org/10.14419/ijet.v7i2.12.11289.

Full text
Abstract:
Adder is a basic building block in almost all the digital circuits used in todays digital world. Adders are used for address calculation, incrementing operation, table indices calculations and many other operations in digital processors. These operations require fast adders with reasonable design cost. Ripple carry adder (RCA) is the cheapest and most straight forward design but takes more computation time. For high speed applications Carry Look-ahead Adder (CLA) is preferred, but it has the limitation of increase in the total area of the design. Hence an adder which compromise between these two regarding area and power is Carry Select Adder (CSA). Parallel prefix adders are used to obtain quick results. In this course work, a new methodology to Modified Square Root Brent Kung adder (MSR-BK-A) is proposed to design an optimized adder and to calculate various performance parameters like area, power and delay for square root adder designs. By optimizing the structure of Binary-to-Excess-1 converter(BEC) and using it in Square Root BK adder, the power and delay can be reduced with a trade of in area. The simulated results conclude that, the MSR-BK-A with Modified BEC gives better performance in terms of power and delay. These designs have been simulated, verified and synthesized using Xilinx ISE 14.7 tool.
APA, Harvard, Vancouver, ISO, and other styles
4

Haruehanroengra, Sansiri, and Wei Wang. "Efficient Design of QCA Adder Structures." Solid State Phenomena 121-123 (March 2007): 553–56. http://dx.doi.org/10.4028/www.scientific.net/ssp.121-123.553.

Full text
Abstract:
Optimizing arithmetic primitives such as quantum-dot cellular automata (QCA) adders is important for investigating high-performance QCA computers in this emerging nano-technological paradigm. In this paper, we demonstrate that QCA ripple carry adder and bit-serial adder designs actually outperform carry-look-ahead and carry-select adder designs because of the increase in required interconnects. Simulation results obtained by using the QCADesigner tool for the proposed adder designs are also presented.
APA, Harvard, Vancouver, ISO, and other styles
5

Hameed, Ahmed Salah, and Marwa Jawad Kathem. "High speed modified carry save adder using a structure of multiplexers." International Journal of Electrical and Computer Engineering (IJECE) 11, no. 2 (April 1, 2021): 1591. http://dx.doi.org/10.11591/ijece.v11i2.pp1591-1598.

Full text
Abstract:
Adders are the heart of data path circuits for any processor in digital computer and signal processing systems. Growth in technology keeps supporting efficient design of binary adders for high speed applications. In this paper, a fast and area-efficient modified carry save adder (CSA) is presented. A multiplexer based design of full adder is proposed to implement the structure of the CSA. The proposed design of full adder is employed in designing all stages of traditional CSA. By modifying the design of full adder in CSA, the complexity and area of the design can be reduced, resulting in reduced delay time. The VHDL implementations of CSA adders including (the proposed version, traditional CSA, and modified CSAs presented in literature) are simulated using Quartus II synthesis software tool with the altera FPGA EP2C5T144C6 device (Cyclone II). Simulation results of 64-bit adder designs demonstrate the average improvement of 17.75%, 1.60%, and 8.81% respectively for the worst case time, thermal power dissipation and number of FPGA logic elements.
APA, Harvard, Vancouver, ISO, and other styles
6

., Chandrahash Patel. "COMPARATOR DESIGN USING FULL ADDER." International Journal of Research in Engineering and Technology 03, no. 07 (July 25, 2014): 365–68. http://dx.doi.org/10.15623/ijret.2014.0307062.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Wei, B. W. Y., and C. D. Thompson. "Area-time optimal adder design." IEEE Transactions on Computers 39, no. 5 (May 1990): 666–75. http://dx.doi.org/10.1109/12.53579.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Lu, Shih-Lien. "Low voltage Manchester adder design." Electronics Letters 33, no. 16 (1997): 1358. http://dx.doi.org/10.1049/el:19970926.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Mehrabani, Yavar Safaei, and Mohammad Eshghi. "High-Speed, High-Frequency and Low-PDP, CNFET Full Adder Cells." Journal of Circuits, Systems and Computers 24, no. 09 (August 27, 2015): 1550130. http://dx.doi.org/10.1142/s0218126615501303.

Full text
Abstract:
In this paper, three CNT-based full adder designs, called Design1, Design2 and Design3, are proposed. In these designs 12, 14 and 16 transistors are used, respectively. In all designs only 3-input NAND, Majority-not and NOR functions are used. First, a preliminary structure (Design1) is presented using 12 transistors. Then its weaknesses are tackled in two steps. In fact, in each step a new design is presented by adding two more transistors to its predecessor. Therefore two new structures called Design2 and Design3 are built in which Design3 is the most efficient one. To study the performance of Design3 versus other silicon-based and CNT-based 32-nm classical and state-of-the-art cells, comprehensive simulations with regard to various supplies, loads, operating frequencies, and temperatures are performed using Synopsys HSPICE tool. Simulation results confirm that the proposed cell is superior to the other cells. At last the robustness of Design3 against the diameter mismatches of CNTs which is one of the most important concerns of nanoelectronics is studied using Monte Carlo transient analysis. This simulation reveals that Design3 functions very well against manufacturing process variations.
APA, Harvard, Vancouver, ISO, and other styles
10

Saini, Vikas K., Shamim Akhter, and Tanuj Chauhan. "Implementation, Test Pattern Generation, and Comparative Analysis of Different Adder Circuits." VLSI Design 2016 (June 8, 2016): 1–8. http://dx.doi.org/10.1155/2016/1260879.

Full text
Abstract:
Addition usually affects the overall performance of digital systems and an arithmetic function. Adders are most widely used in applications like multipliers, DSP (i.e., FFT, FIR, and IIR). In digital adders, the speed of addition is constrained by the time required to propagate a carry through the adder. Various techniques have been proposed to design fast adders. We have derived architectures for carry-select adder (CSA), Common Boolean Logic (CBL) based adders, ripple carry adder (RCA), and Carry Look-Ahead Adder (CLA) for 8-, 16-, 32-, and 64-bit length. In this work we have done comparative analysis of different types of adders in Synopsis Design Compiler using different standard cell libraries at 32/28 nm. Also, the designs are analyzed for the stuck at faults (s-a-0, s-a-1) using Synopsis TetraMAX.
APA, Harvard, Vancouver, ISO, and other styles
More sources

Dissertations / Theses on the topic "Adder design"

1

Sun, Sheng. "High performance and energy efficient adder design /." Thesis, Connect to this title online; UW restricted, 2006. http://hdl.handle.net/1773/5865.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Ashmila, Esmail Milad. "Novel adder methodology and design using probabilistic multiple carrier estimates." Thesis, University of Newcastle Upon Tyne, 2005. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.420021.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Meruguboina, Dronacharya. "EFFICIENT DESIGN OF CARRY SELECT ADDER USING DOMINO MANCHESTER CARRY CHAIN." OpenSIUC, 2017. https://opensiuc.lib.siu.edu/theses/2125.

Full text
Abstract:
Significant characteristic of any VLSI design circuit is its power, reliability, operating frequency and implementation cost. Dynamic CMOS designs provide high operating speeds compared to static CMOS designs combined with low silicon area requirement. This thesis describes the design and the optimization of high performance carry select adder. Previous researchers believed that existing CSA designs has reached theoretical speed bound. But, only a considerable portion of hardware resources of traditional adders are used in worst case scenario. Based on this observation our proposed design will improve on theoretical limit. The major scope of this proposed design is to increase the speed of carry generation between intermediate blocks of Carry select Adder (CSA) by introducing fast multiple clock Domino Manchester carry chain (MCC) that generates carry outputs. This design technique will have some advantages compared to pre-existing implementations in operating speed and power delay product. Simulation has been done using GPDK (Generic Process Design Kits) technology using cadence virtuoso. Thus the proposed technique provides advantages over pre-existing techniques in terms of operating speed.
APA, Harvard, Vancouver, ISO, and other styles
4

Nayak, Ankita Manjunath. "Precision Tunable Hardware Design." University of Cincinnati / OhioLINK, 2016. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1479814631903673.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Boppana, Naga Venkata Vijaya Krishna. "16-bit Digital Adder Design in 250nm and 64-bit Digital Comparator Design in 90nm CMOS Technologies." Wright State University / OhioLINK, 2014. http://rave.ohiolink.edu/etdc/view?acc_num=wright1420674477.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Liu, Qiong. "Design of an IEEE double precision floating-point adder/subtractor in GaAs technology /." Title page, table of contents and abstract only, 1995. http://web4.library.adelaide.edu.au/theses/09ENS/09ensl793.pdf.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Satheesh, Varma Nikhil. "Design and implementation of an approximate full adder and its use in FIR filters." Thesis, Linköpings universitet, Elektroniksystem, 2013. http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-89430.

Full text
Abstract:
Implementation of the polyphase decomposed FIR filter structure involves two steps; the generation of the partial products and the efficient reduction of the generated partial products. The partial products are generated by a constant multiplication of the filter coefficients with the input data and the reduction of the partial products is done by building a pipelined adder tree using FAs and HAs. To improve the speed and to reduce the complexity of the reduction tree a4:2 counter is introduced into the reduction tree. The reduction tree is designed using a bit-level optimized ILP problem which has the objective function to minimize the overall cost of the hardware used. For this purpose the layout design for a 4:2 counter has been developed and the cost function has been derived by comparing the complexity of the design against a standard FA design. The layout design for a 4:2 counter is implemented in a 65nm process using static CMOS logic style and DPL style. The average power consumption drawn from a 1V power supply, for the static CMOS design was found to be 16.8μWand for the DPL style it was 12.51μW. The worst case rise or fall time for the DPL logic was 350ps and for the static CMOS logic design it was found to be 260ps. The usage of the 4:2 counter in the reduction tree infused errors into the filter response, but it helped to reduce the number of pipeline stages and also to improve the speed of the partial product reduction.
APA, Harvard, Vancouver, ISO, and other styles
8

Amundson, Craig A. "Design, implementation, and testing of a high performance summation adder for radar image synthesis." Thesis, Monterey, Calif. : Springfield, Va. : Naval Postgraduate School ; Available from National Technical Information Service, 2001. http://handle.dtic.mil/100.2/ADA397237.

Full text
Abstract:
Thesis (M.S. in Electrical Engineering) Naval Postgraduate School, Sept. 2001.
Thesis advisor(s): Fouts, Douglas; Pace, Phillip. Includes bibliographical references (p. 51-52). Also available online.
APA, Harvard, Vancouver, ISO, and other styles
9

Oskuii, Saeeid Tahmasbi. "Design of Low-Power Reduction-Trees in Parallel Multipliers." Doctoral thesis, Norwegian University of Science and Technology, Faculty of Information Technology, Mathematics and Electrical Engineering, 2008. http://urn.kb.se/resolve?urn=urn:nbn:no:ntnu:diva-1958.

Full text
Abstract:

Multiplications occur frequently in digital signal processing systems, communication systems, and other application specific integrated circuits. Multipliers, being relatively complex units, are deciding factors to the overall speed, area, and power consumption of digital computers. The diversity of application areas for multipliers and the ubiquity of multiplication in digital systems exhibit a variety of requirements for speed, area, power consumption, and other specifications. Traditionally, speed, area, and hardware resources have been the major design factors and concerns in digital design. However, the design paradigm shift over the past decade has entered dynamic power and static power into play as well.

In many situations, the overall performance of a system is decided by the speed of its multiplier. In this thesis, parallel multipliers are addressed because of their speed superiority. Parallel multipliers are combinational circuits and can be subject to any standard combinational logic optimization. However, the complex structure of the multipliers imposes a number of difficulties for the electronic design automation (EDA) tools, as they simply cannot consider the multipliers as a whole; i.e., EDA tools have to limit the optimizations to a small portion of the circuit and perform logic optimizations. On the other hand, multipliers are arithmetic circuits and considering arithmetic relations in the structure of multipliers can be extremely useful and can result in better optimization results. The different structures obtained using the different arithmetically equivalent solutions, have the same functionality but exhibit different temporal and physical behavior. The arithmetic equivalencies are used earlier mainly to optimize for area, speed and hardware resources.

In this thesis a design methodology is proposed for reducing dynamic and static power dissipation in parallel multiplier partial product reduction tree. Basically, using the information about the input pattern that is going to be applied to the multiplier (such as static probabilities and spatiotemporal correlations), the reduction tree is optimized. The optimization is obtained by selecting the power efficient configurations by searching among the permutations of partial products for each reduction stage. Probabilistic power estimation methods are introduced for leakage and dynamic power estimations. These estimations are used to lead the optimizers to minimum power consumption. Optimization methods, utilizing the arithmetic equivalencies in the partial product reduction trees, are proposed in order to reduce the dynamic power, static power, or total power which is a combination of dynamic and static power. The energy saving is achieved without any noticeable area or speed overhead compared to random reduction trees. The optimization algorithms are extended to include spatiotemporal correlations between primary inputs. As another extension to the optimization algorithms, the cost function is considered as a weighted sum of dynamic power and static power. This can be extended further to contain speed merits and interconnection power. Through a number of experiments the effectiveness of the optimization methods are shown. The average number of transitions obtained from simulation is reduced significantly (up to 35% in some cases) using the proposed optimizations.

The proposed methods are in general applicable on arbitrary multi-operand adder trees. As an example, the optimization is applied to the summation tree of a class of elementary function generators which is implemented using summation of weighted bit-products. Accurate transistor-level power estimations show up to 25% reduction in dynamic power compared to the original designs.

Power estimation is an important step of the optimization algorithm. A probabilistic gate-level power estimator is developed which uses a novel set of simple waveforms as its kernel. The transition density of each circuit node is estimated. This power estimator allows to utilize a global glitch filtering technique that can model the removal of glitches in more detail. It produces error free estimates for tree structured circuits. For circuits with reconvergent fanout, experimental results using the ISCAS85 benchmarks show that this method generally provides significantly better estimates of the transition density compared to previous techniques.

APA, Harvard, Vancouver, ISO, and other styles
10

Akkaladevi, Surya Kiran. "Design and Performance Analysis of Magnetic Adder and 16-Bit MRAM Using Magnetic Tunnel Junction Transistor." Wright State University / OhioLINK, 2015. http://rave.ohiolink.edu/etdc/view?acc_num=wright1433162601.

Full text
APA, Harvard, Vancouver, ISO, and other styles
More sources

Books on the topic "Adder design"

1

Zimmermann, Reto. Binary adder architectures for cell-based VLSI and their synthesis. Konstanz: Hartung-Gorre, 1998.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
2

Akın, Ömer. Design Added Value. Cham: Springer International Publishing, 2022. http://dx.doi.org/10.1007/978-3-030-28860-0.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Harvard Institute for International Development. Design of a value added tax for Tamil Nadu. [Chennai]: Secretary to Govt., Finance Dept., Govt. of Tamil Nadu, 2001.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
4

Narayanan, Suresh. The value added tax in Malaysia: The rationale, design & issues. [Kuala Lumpur]: Institute of Strategic and International Studies, Malaysia, 1991.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
5

Condra, Lloyd W. Value-added management with design of experiments. London: Chapman & Hall, 1995.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
6

Condra, Lloyd W. Value-added management with design of experiments. London: Chapman & Hall, 1995.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
7

Condra, Lloyd W. Value-added management with design of experiments. London: Chapman & Hall, 1995.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
8

Condra, Lloyd W. Value-added management with design ofexperiments. London: Chapman & Hall, 1995.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
9

Feria, Rita de La. VAT exemptions: Consequences and design alternatives. Alphen aan den Rijn, The Netherlands: Kluwer Law International, 2013.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
10

Condra, Lloyd W. Value-added Management with Design of Experiments. Dordrecht: Springer Netherlands, 1995.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
More sources

Book chapters on the topic "Adder design"

1

Zhao, Jing, Lan-Qing Wang, and Zhi-Jie Shi. "Design and Application of Full-Adder." In Advances in Intelligent Systems and Computing, 425–32. Cham: Springer International Publishing, 2017. http://dx.doi.org/10.1007/978-3-319-65978-7_65.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Haruehanroengra, Sansiri, and Wei Wang. "Efficient Design of QCA Adder Structures." In Solid State Phenomena, 553–56. Stafa: Trans Tech Publications Ltd., 2007. http://dx.doi.org/10.4028/3-908451-30-2.553.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Kumar, Kuleen, and Tripti Sharma. "Design of 2-Bit Parallel Asynchronous Self-timed Adder and 2-Bit Parallel Adder Using Radix Adder." In Advances in Intelligent Systems and Computing, 197–205. Singapore: Springer Singapore, 2017. http://dx.doi.org/10.1007/978-981-10-5520-1_19.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Ganesh, K. V., and V. Malleswara Rao. "Design of Area-Delay Efficient Parallel Adder." In Proceedings of 2nd International Conference on Intelligent Computing and Applications, 341–49. Singapore: Springer Singapore, 2016. http://dx.doi.org/10.1007/978-981-10-1645-5_28.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Sridharan, K., and Vikramkumar Pudi. "Design of a Hybrid Adder in QCA." In Studies in Computational Intelligence, 57–71. Cham: Springer International Publishing, 2015. http://dx.doi.org/10.1007/978-3-319-16688-9_5.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Sasamal, Trailokya Nath, Ashutosh Kumar Singh, and Anand Mohan. "Designs of Adder Circuit in QCA." In Quantum-Dot Cellular Automata Based Digital Logic Circuits: A Design Perspective, 63–95. Singapore: Springer Singapore, 2019. http://dx.doi.org/10.1007/978-981-15-1823-2_5.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Mukherjee, Atin, and Anindya Sundar Dhar. "Design of a Fault-Tolerant Conditional Sum Adder." In Progress in VLSI Design and Test, 217–22. Berlin, Heidelberg: Springer Berlin Heidelberg, 2012. http://dx.doi.org/10.1007/978-3-642-31494-0_25.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Corsonello, Pasquale, Stefania Perri, and Giuseppe Cocorullo. "VLSI Implementation of a Low-Power High-Speed Self-Timed Adder." In Integrated Circuit Design, 195–204. Berlin, Heidelberg: Springer Berlin Heidelberg, 2000. http://dx.doi.org/10.1007/3-540-45373-3_20.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Acharya, Moumita, Samik Basu, Biranchi Narayan Behera, and Amlan Chakrabarti. "Approximate Computing Based Adder Design for DWT Application." In Communications in Computer and Information Science, 150–63. Singapore: Springer Singapore, 2019. http://dx.doi.org/10.1007/978-981-32-9767-8_13.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Rangaraju, H. G., U. Venugopal, K. N. Muralidhara, and K. B. Raja. "Design of Efficient Reversible Parallel Binary Adder/Subtractor." In Computer Networks and Information Technologies, 83–87. Berlin, Heidelberg: Springer Berlin Heidelberg, 2011. http://dx.doi.org/10.1007/978-3-642-19542-6_14.

Full text
APA, Harvard, Vancouver, ISO, and other styles

Conference papers on the topic "Adder design"

1

Revanna, Nagaraja, and Earl E. Swartzlander. "Memristor Adder Design." In 2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS). IEEE, 2018. http://dx.doi.org/10.1109/mwscas.2018.8623864.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Yuke Wang and K. K. Parhi. "A unified adder design." In Conference Record. Thirty-Fifth Asilomar Conference on Signals, Systems and Computers. IEEE, 2001. http://dx.doi.org/10.1109/acssc.2001.986901.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Nagamani, A. N., S. Ashwin, and Vinod Kumar Agrawal. "Design of optimized reversible binary adder/subtractor and BCD adder." In 2014 International Conference on Contemporary Computing and Informatics (IC3I). IEEE, 2014. http://dx.doi.org/10.1109/ic3i.2014.7019664.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Biswas, Ashis Kumer, Md Mahmudul Hasan, Moshaddek Hasan, Ahsan Raja Chowdhury, and Hafiz Md Hasan Babu. "A Novel Approach to Design BCD Adder and Carry Skip BCD Adder." In 21st International Conference on VLSI Design (VLSID 2008). IEEE, 2008. http://dx.doi.org/10.1109/vlsi.2008.37.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Pavan Kumar, M. O. V., and M. Kiran. "Design of optimal fast adder." In 2013 International Conference on Advanced Computing & Communication Systems (ICACCS). IEEE, 2013. http://dx.doi.org/10.1109/icaccs.2013.6938692.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Revanna, Nagaraja, and Earl E. Swartzlander. "Memristor based adder circuit design." In 2016 50th Asilomar Conference on Signals, Systems and Computers. IEEE, 2016. http://dx.doi.org/10.1109/acssc.2016.7869016.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Balasubramanian, P., and Douglas Maskell. "Hardware Efficient Approximate Adder Design." In TENCON 2018 - 2018 IEEE Region 10 Conference. IEEE, 2018. http://dx.doi.org/10.1109/tencon.2018.8650127.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Moric, Robert, Braden J. Phillips, and Michael J. Liebelt. "Defect tolerant prefix adder design." In Smart Materials, Nano-and Micro-Smart Systems, edited by Said F. Al-Sarawi, Vijay K. Varadan, Neil Weste, and Kourosh Kalantar-Zadeh. SPIE, 2008. http://dx.doi.org/10.1117/12.814438.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Navi, Keivan, Omid Kavehie, Mahnoush Rouholamini, Amir Sahafi, and Shima Mehrabi. "A Novel CMOS Full Adder." In 2007 20th International Conference on VLSI Design. IEEE, 2007. http://dx.doi.org/10.1109/vlsid.2007.18.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Javali, Ravikumar A., Ramanath J. Nayak, Ashish M. Mhetar, and Manjunath C. Lakkannavar. "Design of high speed carry save adder using carry lookahead adder." In 2014 International Conference on Circuits, Communication, Control and Computing (I4C). IEEE, 2014. http://dx.doi.org/10.1109/cimca.2014.7057751.

Full text
APA, Harvard, Vancouver, ISO, and other styles

Reports on the topic "Adder design"

1

Mark A. Eiteman. Process Design for the Biocatalysis of Value-Added Chemicals from Carbon Dioxide. US: University Of Georgia Research Foundation,Inc., July 2006. http://dx.doi.org/10.2172/899649.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Rodriguez Hernandez, Katherine, and Sandra Starkey. Non-conventional Patternmaking and Draping Methods: An Added Value for Apparel Design. Ames: Iowa State University, Digital Repository, November 2016. http://dx.doi.org/10.31274/itaa_proceedings-180814-1580.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Mark A. Eiteman. Process Design for the Biocatalysis of Value-Added Chemicals from Carbon Dioxide. Office of Scientific and Technical Information (OSTI), November 2005. http://dx.doi.org/10.2172/861206.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Mark Eiteman. Process Design for the Biocatalysis of Value-Added Chemicals from Carbon Dioxide. Office of Scientific and Technical Information (OSTI), July 2007. http://dx.doi.org/10.2172/932888.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Frazer, Sarah, Anna Wetterberg, and Eric Johnson. The Value of Integrating Governance and Sector Programs: Evidence from Senegal. RTI Press, September 2021. http://dx.doi.org/10.3768/rtipress.2021.rb.0028.2109.

Full text
Abstract:
As the global community works toward the Sustainable Development Goals, closer integration between governance and sectoral interventions offers a promising, yet unproven avenue for improving health service delivery. We interrogate what value an integrated governance approach, intentionally combining governance and sectoral investments in strategic collaboration, adds to health service readiness and delivery using data from a study in Senegal. Our quasi-experimental research design compared treatment and control communes to determine the value added of an integrated governance approach in Senegal compared to health interventions alone. Our analysis shows that integrated governance is associated with improvements in some health service delivery dimensions, specifically, in aspects of health facility access and quality. These findings—that health facilities are more open, with higher quality infrastructure and staff more frequently following correct procedures after integrated governance treatment—suggests a higher level of service readiness. We suggest that capacity building of governance structures and an emphasis on social accountability could explain the added value of integrating governance and health programming. These elements may help overcome a critical bottleneck between citizens and local government often seen with narrower sector or governance-only approaches. We discuss implications for health services in Senegal, international development program design, and further research.
APA, Harvard, Vancouver, ISO, and other styles
6

Wissink, Andrew, Jude Dylan, Buvana Jayaraman, Beatrice Roget, Vinod Lakshminarayan, Jayanarayanan Sitaraman, Andrew Bauer, James Forsythe, Robert Trigg, and Nicholas Peters. New capabilities in CREATE™-AV Helios Version 11. Engineer Research and Development Center (U.S.), June 2021. http://dx.doi.org/10.21079/11681/40883.

Full text
Abstract:
CREATE™-AV Helios is a high-fidelity coupled CFD/CSD infrastructure developed by the U.S. Dept. of Defense for aeromechanics predictions of rotorcraft. This paper discusses new capabilities added to Helios version 11.0. A new fast-running reduced order aerodynamics option called ROAM has been added to enable faster-turnaround analysis. ROAM is Cartesian-based, employing an actuator line model for the rotor and an immersed boundary model for the fuselage. No near-body grid generation is required and simulations are significantly faster through a combination of larger timesteps and reduced cost per step. ROAM calculations of the JVX tiltrotor configuration give a comparably accurate download prediction to traditional body-fitted calculations with Helios, at 50X less computational cost. The unsteady wake in ROAM is not as well resolved, but wake interactions may be a less critical issue for many design considerations. The second capability discussed is the addition of six-degree-of-freedom capability to model store separation. Helios calculations of a generic wing/store/pylon case with the new 6-DOF capability are found to match identically to calculations with CREATE™-AV Kestrel, a code which has been extensively validated for store separation calculations over the past decade.
APA, Harvard, Vancouver, ISO, and other styles
7

Valdes, James R., and Heather Furey. WHOI 260Hz Sound Source - Tuning and Assembly. Woods Hole Oceanographic Institution, April 2021. http://dx.doi.org/10.1575/1912/27173.

Full text
Abstract:
Sound sources are designed to provide subsea tracking and re‐location of RAFOS floats and other Lagrangian drifters listening at 260Hz. More recently sweeps have been added to support FishChip tracking at 262Hz. These sources must be tuned to the water properties where they are to be deployed as they have a fairly narrow bandwidth. The high‐Q resonator’s bandwidth is about 4Hz. This report documents the tuning, and provides an overview of the sound source assembly.
APA, Harvard, Vancouver, ISO, and other styles
8

Badia, R., J. Ejarque, S. Böhm, C. Soriano, and R. Rossi. D4.4 API and runtime (complete with documentation and basic unit testing) for IO employing fast local storage. Scipedia, 2021. http://dx.doi.org/10.23967/exaqute.2021.9.001.

Full text
Abstract:
This deliverable presents the activities performed on the ExaQUte project task 4.5 Development of interface to fast local storage. The activities have been focused in two aspects: reduction of the storage space used by applications and design and implementation of an interface that optimizes the use of fast local storage by MPI simulations involved in the project applications. In the rst case, for one of the environments involved in the project (PyCOMPSs) the default behavior is to keep all intermediate les until the end of the execution, in case these les are reused later by any additional task. In the case of the other environment (HyperLoom), all les are deleted by default. To unify these two behaviours, the calls \delete object" and \detele le"have been added to the API and a ag \keep" that can be set to true to keep the les and objects that maybe needed later on. We are reporting results on the optimization of the storage needed by a small case of the project application that reduces the storage needed from 25GB to 350MB. The second focus has been on the de nition of an interface that enables the optimization of the use of local storage disk. This optimization focuses on MPI simulations that may be executed across multiple nodes. The added annotation enables to de ne access patters of the processes in the MPI simulations, with the objective of giving hints to the runtime of where to allocate the di erent MPI processes and reduce the data transfers, as well as the storage usage.
APA, Harvard, Vancouver, ISO, and other styles
9

Bolton, Laura. Climate and Environment Learning Resource Guide. Institute of Development Studies (IDS), January 2021. http://dx.doi.org/10.19088/k4d.2021.060.

Full text
Abstract:
This guide is designed to provide information about online resources and materials that can be used to develop or refresh knowledge relevant to FCDO’s climate and environment technical competencies. It is not an exhaustive list and further resources may be added. The guide briefly explains what each resource is, what it covers, and an estimate of how long it takes to read/complete (where information is available). The courses and resources are mostly aimed at people with a general level of knowledge about climate and the environment. Particularly useful resources have been highlighted with *Key Report* at the top of the tables in sections 3, 4, and 5.
APA, Harvard, Vancouver, ISO, and other styles
10

Vasanth K, Pooja, and Dwaipayan Banerjee. Operations SOP: How to Organise COVID Vaccination for 200-Person Educational Institutions / Small Organisations. Indian Institute for Human Settlements, 2021. http://dx.doi.org/10.24943/opssop.072021.

Full text
Abstract:
This document details the Standard Operating Procedures (SOP) which can be followed by any small organisations/educational institutions/ apartment complexes (approximately up to 200 individuals) for organising an on-site COVID-19 vaccination drive for their staff, students, residents and family. The sections detail the basic design and process workflow that can be planned within the premises to ensure elimination of unproductive waiting time on one hand and also provide maximum safety for all beneficiaries from chances of cross transmission of COVID-19 infection. The document captures details about the manpower planning, zone demarcations and roles and responsibilities of stakeholders, which can be used as a guideline for setting up similar initiatives. The COVID-19 safety protocols have also been covered to ensure adherence of processes as a safeguard against infections. A section has been added at the end on lessons learnt, which provides an insight on how to further improve the existing process and account for additional aspects which need to be considered for an improved experience and enhanced safety.
APA, Harvard, Vancouver, ISO, and other styles
You might also be interested in the extended bibliographies on the topic 'Adder design' for particular source types:
Journal articles Dissertations / Theses Books
We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!

To the bibliography