Relevant bibliographies by topics / ANALYSIS OF CMOS / Dissertations / Theses
To see the other types of publications on this topic, follow the link: ANALYSIS OF CMOS.

Dissertations / Theses on the topic 'ANALYSIS OF CMOS'

Author: Grafiati
Published: 16 January 2024

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the top 50 dissertations / theses for your research on the topic 'ANALYSIS OF CMOS.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Browse dissertations / theses on a wide variety of disciplines and organise your bibliography correctly.

1

Rabe, Dirk. "Accurate power analysis of integrated CMOS circuits on gate level." [S.l.] : [s.n.], 2001. http://deposit.ddb.de/cgi-bin/dokserv?idn=962733520.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Chan, Na-Han. "Rapid current analysis for CMOS digital circuits." Thesis, McGill University, 1994. http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=26380.

Full text
Abstract:
A versatile and efficient computer-aided analysis tool, CUREST, has been developed for the analysis of supply currents in CMOS digital circuits. It is based on Nabavi-Lishi's semi-analytical model for computing the current and delay in a CMOS logic gate which, when compared to HSPICE running the level-3 MOSFET model, is more than three orders of magnitude faster, and accurate to within 10%. CUREST is built on top of the timing analyser TAMIA and, in particular, uses its circuit parser and its data structure to store the circuit topology and primary input pattern.<br>Extension tests on benchmar
APA, Harvard, Vancouver, ISO, and other styles
3

Ruiz, Amador Dolly Natalia. "Multilevel aging phenomena analysis in complex ultimate CMOS designs." Thesis, Grenoble, 2012. http://www.theses.fr/2012GRENT002/document.

Full text
Abstract:
L'auteur n'a pas fourni de résumé en français<br>Integrated circuits evolution is driven by the trend of increasing operating frequencies and downscaling of the device size, while embedding more and more complex functionalities in a single chip. However, the continuation of the device-scaling race generates a number of technology challenges. For instance, the downscaling of transistor channel lengths induce short-channel effects (drain-induced barrier lowering and punch-through phenomena); high electric field in the devices tend to increase Hot electron effect (or Hot Carrier) and Oxide Dielec
APA, Harvard, Vancouver, ISO, and other styles
4

Ranjan, Mahim. "Analysis and design of CMOS ultra wideband receivers." Connect to a 24 p. preview or request complete full text in PDF format. Access restricted to UC campuses, 2006. http://wwwlib.umi.com/cr/ucsd/fullcit?p3220380.

Full text
Abstract:
Thesis (Ph. D.)--University of California, San Diego, 2006.<br>Title from first page of PDF file (viewed September 8, 2006). Available via ProQuest Digital Dissertations. Vita. Includes bibliographical references (p. 121-123).
APA, Harvard, Vancouver, ISO, and other styles
5

Rodnunsky, Nelson Lawrence. "Analysis of power dissipations in CMOS circuit designs." Thesis, National Library of Canada = Bibliothèque nationale du Canada, 1998. http://www.collectionscanada.ca/obj/s4/f2/dsk2/tape17/PQDD_0005/MQ34409.pdf.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Phang, Khoman S. "CMOS optical preamplifier design using graphical circuit analysis." Thesis, National Library of Canada = Bibliothèque nationale du Canada, 2001. http://www.collectionscanada.ca/obj/s4/f2/dsk3/ftp04/NQ58961.pdf.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Yee, Gaylin Mildred. "An integrated micromachined CMOS spectrometer for biochemical analysis /." May be available electronically:, 2007. http://proquest.umi.com/login?COPT=REJTPTU1MTUmSU5UPTAmVkVSPTI=&clientId=12498.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Sullivan, Patrick J. "Analysis and experimental results of RF CMOS mixers /." Diss., Connect to a 24 p. preview or request complete full text in PDF format. Access restricted to UC campuses, 1998. http://wwwlib.umi.com/cr/ucsd/fullcit?p9835390.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Muir, Keith Ross. "Mixed-mode microsystems for biological cell actuation and analysis." Thesis, University of Edinburgh, 2017. http://hdl.handle.net/1842/28879.

Full text
Abstract:
Personalised medicine is widely considered to be the future of global healthcare, where diagnosis, treatment, and potentially even drug development, will become specific to, and optimised for, each individual patient. Traditional population based cell studies suppress the influence of outlier cells that are frequently those of most clinical relevance. Hence single-cell analysis is becoming increasingly important in understanding disease, aiding diagnosis and selecting tailored treatment; but remains the preserve of biomedical laboratories far from the patient. Current instruments depend upon c
APA, Harvard, Vancouver, ISO, and other styles
10

Basedau, Philipp Michael. "Analysis and design of CMOS LC and crystal oscillators /." Zürich, 1999. http://e-collection.ethbib.ethz.ch/show?type=diss&nr=13216.

Full text
APA, Harvard, Vancouver, ISO, and other styles
11

Hamoui, Anas. "Current, delay, and power analysis of submicron CMOS circuits." Thesis, National Library of Canada = Bibliothèque nationale du Canada, 1998. http://www.collectionscanada.ca/obj/s4/f2/dsk1/tape11/PQDD_0022/MQ50618.pdf.

Full text
APA, Harvard, Vancouver, ISO, and other styles
12

Johnson, Simon. "Modelling and analysis of failures in CMOS integrated cirucuits." Thesis, Durham University, 1993. http://etheses.dur.ac.uk/1562/.

Full text
APA, Harvard, Vancouver, ISO, and other styles
13

Xuan, Xiangdong. "Analysis and design of reliable mixed-signal CMOS circuits." Diss., Available online, Georgia Institute of Technology, 2004:, 2004. http://etd.gatech.edu/theses/available/etd-08032004-185515/unrestricted/xuan%5Fxiangdong%5F200412%5Fphd.pdf.

Full text
Abstract:
Thesis (Ph. D.)--Electrical and Computer Engineering, Georgia Institute of Technology, 2005.<br>Singh, Adit, Committee Member ; Chatterjee, Abhijit, Committee Chairl May, Gary, Committee Member ; Keezer, David, Committee Member ; Swaminathan, Madhavan, Committee Member. Vita. Includes bibliographical references.
APA, Harvard, Vancouver, ISO, and other styles
14

Ockey, Rachelle Deanne. "Analysis of manufacturability factors for analog CMOS ADC building blocks." Thesis, National Library of Canada = Bibliothèque nationale du Canada, 1999. http://www.collectionscanada.ca/obj/s4/f2/dsk1/tape8/PQDD_0023/MQ51437.pdf.

Full text
APA, Harvard, Vancouver, ISO, and other styles
15

He, Xinhua. "Low phase noise CMOS PLL frequency synthesizer analysis and design." College Park, Md. : University of Maryland, 2007. http://hdl.handle.net/1903/7337.

Full text
Abstract:
Thesis (Ph. D.) -- University of Maryland, College Park, 2007.<br>Thesis research directed by: Electrical Engineering. Title from t.p. of PDF. Includes bibliographical references. Published by UMI Dissertation Services, Ann Arbor, Mich. Also available in paper.
APA, Harvard, Vancouver, ISO, and other styles
16

Fitzgerald, Dawn Dougherty. "Analysis of polysilicon critical dimension variation for submicron CMOS processes." Thesis, Massachusetts Institute of Technology, 1994. http://hdl.handle.net/1721.1/12028.

Full text
Abstract:
Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1994.<br>Includes bibliographical references (p. 139-140).<br>by Dawn Dougherty Fitzgerald.<br>M.S.
APA, Harvard, Vancouver, ISO, and other styles
17

Melek, Luiz Alberto Pasini. "Analysis and design of a subthreshold CMOS Schmitt trigger circuit." reponame:Repositório Institucional da UFSC, 2017. https://repositorio.ufsc.br/xmlui/handle/123456789/183242.

Full text
Abstract:
Tese (doutorado) - Universidade Federal de Santa Catarina, Centro Tecnológico, Programa de Pós-Graduação em Engenharia Elétrica, Florianópolis, 2017.<br>Made available in DSpace on 2018-02-06T03:20:46Z (GMT). No. of bitstreams: 1 349773.pdf: 5894584 bytes, checksum: f7cc1810c920ff756724711896de8791 (MD5) Previous issue date: 2017<br>Nesta tese, o disparador Schmitt (ou Schmitt trigger) CMOS clássico (ST) operando em inversão fraca é analisado. A transferência de tensão DC completa é determinada, incluindo expressões analíticas para as tensões dos nós internos. A transferência de tensão DC re
APA, Harvard, Vancouver, ISO, and other styles
18

Jackson, Kevin L. "A CMOS, VLSI, implementation of a FFT for cyclic spectral analysis." Thesis, Monterey, Calif. : Springfield, Va. : Naval Postgraduate School ; Available from National Technical Information Service, 1995. http://handle.dtic.mil/100.2/ADA294622.

Full text
Abstract:
Thesis (M.S. in Electrical Engineering) Naval Postgraduate School, March 1995.<br>Thesis advisor(s): Herschel H. Loomis, Jr., Raymond F. Berstein, Jr., Douglas J. Fouts. "March 1995." Includes bibliographical references. Also available online.
APA, Harvard, Vancouver, ISO, and other styles
19

Foxcroft, Michael. "Design and analysis of a 3.3V, unity-gain, CMOS buffer amplifier." Thesis, National Library of Canada = Bibliothèque nationale du Canada, 1999. http://www.collectionscanada.ca/obj/s4/f2/dsk1/tape8/PQDD_0003/MQ42617.pdf.

Full text
APA, Harvard, Vancouver, ISO, and other styles
20

Pugsley, William. "Analysis of design strategies for RF ESD problems in CMOS circuits." Thesis, Durham University, 2007. http://etheses.dur.ac.uk/2500/.

Full text
Abstract:
This thesis analyses the design strategies used to protect RF circuits that are implemented in CMOS technologies. It investigates, in detail, the physical mechanisms involved when a ggNMOS structure is exposed to an ESD event and undergoes snapback. The understanding gained is used to understand why the performance of the current RF ESD clamp is poor and suggestions are made as to how the performance of ggNMOS clamps can be improved beyond the current body of knowledge. The ultimate aim is to be able to design effective ESD protection clamps whilst minimising the effect the circuit has on RF I
APA, Harvard, Vancouver, ISO, and other styles
21

Zhang, Zisan [Verfasser]. "Analysis, Design and Optimization of RF CMOS Polyphase Filters / Zisan Zhang." Aachen : Shaker, 2005. http://d-nb.info/1186589442/34.

Full text
APA, Harvard, Vancouver, ISO, and other styles
22

Sadat, Md Anwar. "LOW POWER CMOS CIRCUIT DESIGN AND RELIABILITY ANALYSIS FOR WIRELESS ME." Doctoral diss., University of Central Florida, 2004. http://digital.library.ucf.edu/cdm/ref/collection/ETD/id/3390.

Full text
Abstract:
A sensor node 'AccuMicroMotion' is proposed that has the ability to detect motion in 6 degrees of freedom for the application of physiological activity monitoring. It is expected to be light weight, low power, small and cheap. The sensor node may collect and transmit 3 axes of acceleration and 3 axes of angular rotation signals from MEMS transducers wirelessly to a nearby base station while attached to or implanted in human body. This dissertation proposes a wireless electronic system-on-a-single-chip to implement the sensor in a traditional CMOS process. The system is low power and may operat
APA, Harvard, Vancouver, ISO, and other styles
23

Boyd, Liam. "Design and analysis of CMOS voltage controlled oscillators for industrial use." Thesis, University of Bristol, 2014. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.658857.

Full text
Abstract:
Wireless and communication systems are being run at ever increasing in frequencies, but the conventional complimentary metal oxide semiconductor (CMOS) phase locked loop (PLL) architectures are starting to reach a performance limit. A key part of the PLL is the voltage controlled oscillator (VCO) - for this to achieve high frequency performance, low value inductors are required. However, achieving a large tuning range, high Q, and low noise, with these inductors is extremely difficult. This thesis provides a literature review and background to CMOS VCO design, and in particular, using transmis
APA, Harvard, Vancouver, ISO, and other styles
24

Bortolon, Felipe Todeschini. "Static noise margin analysis for CMOS logic cells in near-threshold." reponame:Biblioteca Digital de Teses e Dissertações da UFRGS, 2018. http://hdl.handle.net/10183/178664.

Full text
Abstract:
Os avanços na tecnologia de semicondutores possibilitou que se fabricasse dispositivos com atividade de chaveamento mais rápida e com maior capacidade de integração de transistores. Estes avanços, todavia, impuseram novos empecilhos relacionados com a dissipação de potência e energia. Além disso, a crescente demanda por dispositivos portáteis levaram à uma mudança no paradigma de projeto de circuitos para que se priorize energia ao invés de desempenho. Este cenário motivou à reduzir a tensão de alimentação com qual os dispositivos operam para um regime próximo ou abaixo da tensão de limiar, co
APA, Harvard, Vancouver, ISO, and other styles
25

Abou, Seido Maamoun Carleton University Dissertation Engineering Electronics. "Design and analysis of CMOS monolithic inductor-less voltage controlled oscillators." Ottawa, 1996.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
26

Arumí, i. Delgado Daniel. "Enhancement of defect diagnosis based on the analysis of CMOS DUT behaviour." Doctoral thesis, Universitat Politècnica de Catalunya, 2008. http://hdl.handle.net/10803/6353.

Full text
Abstract:
Les dimensions dels transistors disminueixen per a cada nova tecnologia CMOS. Aquest alt nivell d'integració complica el procés de fabricació dels circuits integrats, apareixent nous mecanismes de fallada. En aquest sentit, els mètodes de diagnosi actuals no són capaços d'assumir els nous reptes que sorgeixen per a les tecnologies nanomètriques. A més, la inspecció física de fallades (Failure Analysis) no es pot aplicar des d'un bon començament, ja que els costos de la seva utilització són massa alts. Per aquesta raó, conèixer el comportament dels defectes i dels seus mecanismes de fallada és
APA, Harvard, Vancouver, ISO, and other styles
27

Lin, Jiung-Huang, and 林俊煌. "Subthreshold CMOS Mismatch Analysis." Thesis, 1996. http://ndltd.ncl.edu.tw/handle/48036475023388121131.

Full text
Abstract:
碩士<br>國立交通大學<br>電子研究所<br>84<br>Subthreshold CMOS mismatch analysis is one of the most important issues in the low power, low voltage field. We have measured the current mismatch of identically drawn p- and n-type MOSFETs (similar to current mirror) operating in subthreshold or weak inversion to above-threshold regions with different gate width-to-length ratios, transistor spacing distances, and layout orientations. These transistors were characterized with back- gate reverse and forward bia
APA, Harvard, Vancouver, ISO, and other styles
28

Wang, Jyh Ching, and 王至慶. "Analysis of CMOS Crystal Oscillator." Thesis, 1996. http://ndltd.ncl.edu.tw/handle/40232337833607723267.

Full text
APA, Harvard, Vancouver, ISO, and other styles
29

Jou, Tzung-Ping, and 周宗平. "EMI Analysis of CMOS Gates." Thesis, 1995. http://ndltd.ncl.edu.tw/handle/04732807689406661826.

Full text
Abstract:
碩士<br>國立臺灣科技大學<br>工程技術研究所<br>83<br>CMOS devices are widely used in digital integrated circuits. The opetation of these IC''s may be interfered by electromagnetic interference ( EMI ) .EMI analyses and tests can provide us the EMI emission and susceptibility information of equipments.The analysis of conducted or radiated interference is essential in the design of electromagnetic compatibility (EMC)。 A study of effects of EMI on CMOS NAND GATES is presented in this paper.Supposing an EMI s
APA, Harvard, Vancouver, ISO, and other styles
30

Yan, Ya-Chu, and 楊雅筑. "Analysis of 0.18um-CMOS PLL Circuits." Thesis, 2019. http://ndltd.ncl.edu.tw/handle/8w666e.

Full text
Abstract:
碩士<br>國立交通大學<br>電子研究所<br>107<br>Today’s integrated circuit technology is mature. Silicon-Based technology is in the process of miniaturization of electronic components. After entering the nanometer size, due to the limitations of process capability and component physics, all methods are considered to solve the dilemma of upgrading. Among them, Silicon Germanium (SiGe) technology utilizes a SiGe /Si heterointerface, lattice mismatch, and is compatible with mainstream complementary metal oxide semiconductor (CMOS) processes features. For high frequency characteristics, it has better low noise an
APA, Harvard, Vancouver, ISO, and other styles
31

Lin, Han-Chung, and 林漢忠. "Analysis and Design of CMOS Arithmetic Circuits." Thesis, 2005. http://ndltd.ncl.edu.tw/handle/3d9wjg.

Full text
Abstract:
碩士<br>朝陽科技大學<br>資訊工程系碩士班<br>93<br>Due to the rapid development of semiconductor fabrication technique and the trends of System-on-chip-based (SoC-based) electronic products, the integrated circuit design becomes more and more complicated. Therefore, the reusable Silicon-intellectual-property (SIP) is desired, because it could shorten a great deal of design time and cost. This thesis is considered in Cadence environment for achieving pre- layout / post-layout simulation based on 0.35μm CMOS 2P4M process of TSMC. First, the priority encoder IP design is performed, then based on this encoder
APA, Harvard, Vancouver, ISO, and other styles
32

Chen, Chung-Yuan, and 陳宗元. "Analysis of Electromagnetic Interference in CMOS Transceiver." Thesis, 1999. http://ndltd.ncl.edu.tw/handle/25655060366153608899.

Full text
Abstract:
碩士<br>國立臺灣科技大學<br>電子工程系<br>87<br>As a device scales down and speeds up, the electromagnetic in-terference pollution coming from the device itself and from the envi-ronment can be much more severe. Especially, in a low-voltage and high-speed system, its performance is influenced by the interference noise conducted from the power supply. On the other hand, the elec-tromagnetic emission limit becomes tight. Thus, the electromagnetic compatibility becomes essential. Assuming that the electromagnetic interference signal couples into a CMOS transceiver, device suscepti-bility to electromagnetic inte
APA, Harvard, Vancouver, ISO, and other styles
33

Huang, Ling-Yen, and 黃鈴晏. "Competition Analysis of CMOS Image Sensor Marke." Thesis, 2018. http://ndltd.ncl.edu.tw/handle/h4d533.

Full text
Abstract:
碩士<br>國立交通大學<br>管理學院科技管理學程<br>106<br>The development of semiconductor and package industry lead the CMOS Image sensor technology commercialization. Image sensors are widely used. With the prevalence of multimedia multimedia, digital image has gradually become a trend. The mobile device industry including mobile phone, IOT and Automobile electronics adopt the sensor application provide the market growth momentum of CMOS Image Sensor market The overall image sensor market in 2016 reached 11.6 billion US dollars. According to the analysis report of Yole Développement, they predict the market will
APA, Harvard, Vancouver, ISO, and other styles
34

Zhu, Yi. "Performance analysis and optimized design of CMOS buffers." Thesis, 1988. http://spectrum.library.concordia.ca/3893/1/ML44867.pdf.

Full text
APA, Harvard, Vancouver, ISO, and other styles
35

黃建銘. "The 0.35um CMOS Current Mirror Design and Analysis." Thesis, 2011. http://ndltd.ncl.edu.tw/handle/25868250176903282898.

Full text
Abstract:
碩士<br>建國科技大學<br>電機工程系暨研究所<br>99<br>The present paper mainly design low voltage current supply circuit, whose properties are high swing, high output impedances, constant output current. In the research, the designed current supply has the properties of low voltage work, proper temperature coefficient compensate, and stable operation. Mainly, the software HSPICE on workstation is used for the circuit design. The devises in circuits are offered by National Chip Implementation Center. Under the 0.35μm regular processes of Taiwan Semiconductor Manufacture Cooperator, this paper is going to investig
APA, Harvard, Vancouver, ISO, and other styles
36

Juang, Chau-Shi, and 莊朝喜. "The design and analysis of 2GHz CMOS VCO." Thesis, 2000. http://ndltd.ncl.edu.tw/handle/12528807367658679867.

Full text
Abstract:
碩士<br>國立交通大學<br>電信工程系<br>88<br>The fabrication of the VCO via 0.5um CMOS technology is designed for 2GHz wireless application. The architecture is the complementary nMOS and pMOS cross-coupled pair to enhance the negative conductance with internal resonator. The output signals are differential. The gate resistance is especially emphasized to assure the stationary of oscillation. The varactor from nMOS is also discussed. In the application of LNA and Mixer, with gate effect the dynamic range is increased due to conversion gain be reduced. The measurement and simulation have good match. The resu
APA, Harvard, Vancouver, ISO, and other styles
37

ZHANG, JIA-JIAN, and 張嘉艦. "Esd-induced failure analysis of CMOS integrated circuits." Thesis, 1991. http://ndltd.ncl.edu.tw/handle/68671519279434543802.

Full text
APA, Harvard, Vancouver, ISO, and other styles
38

Cheng, Chao-Hao, and 鄭仲皓. "Mismatch Analysis of Subthreshold CMOS Analog Integrated Circuits." Thesis, 1997. http://ndltd.ncl.edu.tw/handle/14854646433760208008.

Full text
Abstract:
碩士<br>國立交通大學<br>電子工程學系<br>85<br>The advantages of using OTA's as building blocks for larger subthresholdanalog circuits are that (i) the circuit structures are simple ; and (ii) thecircuits can be implemented by a standard CMOS process. One of the fundamentalfactors that limit the accuracy of the subthreshold MOS analog integratedcircuits is the mismatch in the drain current between identically drawn andbiased devices . Owing to exponential dependencies on the process variations ,how
APA, Harvard, Vancouver, ISO, and other styles
39

Li, Chen-Ming, and 李鎮名. "Analysis of Harmonic Distortion in CMOS Transimpedance Amplifiers." Thesis, 2010. http://ndltd.ncl.edu.tw/handle/88039669406937185174.

Full text
Abstract:
碩士<br>國立高雄應用科技大學<br>電子工程系<br>98<br>In this thesis, we analyze and improve the harmonic distortions of the transimpedance amplifiers (TIAs) in the receiver module of optical fiber cable television systems. We propose the nonlinear models of basic MOSFET amplifiers. Using these models and considering the input dc level, we analyze the second-order harmonic distortions for three kinds of series and feedback TIAs. The influences of input signal amplitude, dc level, and frequency on the harmonic distortions of TIAs are investigated. When the MOSFET amplifiers work at the saturation region, the
APA, Harvard, Vancouver, ISO, and other styles
40

SINGH, SAKSHAM. "ANALYSIS OF CMOS BASED APPLICATION ON CIRCUIT SIMUALTOR." Thesis, 2023. http://dspace.dtu.ac.in:8080/jspui/handle/repository/20448.

Full text
Abstract:
In communication systems the data signal gets deteriorated while passing through the transmission medium to the receiver. It becomes difficult for the receiver to retrieve data from this signal since its too weak . This deterioration is often caused due to interference of noise present in the transmission medium . Therefore a low noise amplifier is used at the first stage of the receiver .This amplifier not only strengthens the data signal but also adds minimum noise possible. A good low noise amplifier should have low noise figure, high gain, high linearity, high stability , les
APA, Harvard, Vancouver, ISO, and other styles
41

Han, Sung-Rung. "Analysis and Design of CMOS PWCL/DLL and PLL." 2004. http://www.cetd.com.tw/ec/thesisdetail.aspx?etdun=U0001-2307200413375800.

Full text
APA, Harvard, Vancouver, ISO, and other styles
42

劉雯翎. "Design and Analysis on A Novel Thermal CMOS Accelerometer." Thesis, 2009. http://ndltd.ncl.edu.tw/handle/05047448878475410705.

Full text
Abstract:
碩士<br>國立彰化師範大學<br>機電工程學系<br>97<br>In this study, we continue the researches of novel thermal accelerometer based on the existed researches and designs. The importance of Packaging concept on thermal convection accelerometer is proposed firstly, and is proved successfully that the sensitivity of the accelerometer can be increased remarkable by packaging. A new type 2-D thermal accelerometer is manufactured by TSMC0.35μm process in this study, and two-dimension acceleration change is detected by design and analysis of the principle of thermopile sensor, which can apply to technologies of inclino
APA, Harvard, Vancouver, ISO, and other styles
43

Huang, Jin-Cheng, and 黃金城. "Analysis and Design of CMOS Analog-to-Digital Converter." Thesis, 1995. http://ndltd.ncl.edu.tw/handle/82435285176569206390.

Full text
Abstract:
碩士<br>國立交通大學<br>電子研究所<br>83<br>In this thesis, an 8-bit 62.5MS/sec A/D converter designed and fabricated in a 0.8um CMOS process, is presented. The A/D converter was designed to have a sampling time of 8ns(including the nonoverlapping time with 2ns) at clock rate of 125MHz. The 8-bit 12.5MS/sec A/D converter cell is implemented by a four- stage architecture. This structure can be designed without the operational amplifiers with either high gain or a large output swing. The parallel processi
APA, Harvard, Vancouver, ISO, and other styles
44

Pan, Hsuan-I., and 潘宣亦. "Analysis, Design and Implementation of CMOS Low Dropout Regulators." Thesis, 2008. http://ndltd.ncl.edu.tw/handle/39485864480551983081.

Full text
Abstract:
博士<br>國立臺灣大學<br>電子工程學研究所<br>96<br>In recent years, low dropout regulator (LDO) has been widely utilized as the voltage regulation and conversion stage for low power applications. Compare with a switch-mode power supply, an LDO provides an accurate output voltage with only a few off-chip components. Furthermore, an LDO features lower noises, faster transient response, less cost and smaller volume. These advantages make LDO a popular building block for the power management of battery-powered portable electronic systems and for post regulation of switch-mode power supplies. Nevertheless, for a ge
APA, Harvard, Vancouver, ISO, and other styles
45

Han, Sung-Rung, and 韓松融. "Analysis and Design of CMOS PWCL/DLL and PLL." Thesis, 2004. http://ndltd.ncl.edu.tw/handle/40301951075445192192.

Full text
Abstract:
博士<br>國立臺灣大學<br>電機工程學研究所<br>92<br>As the technology continuously scaling down, the short channel effects and the presence of the voltage, process, and temperature variations make the circuit hard to design. For solving these problems, the feedback technique is widely used. To acquire the clock phase and to assure the duty cycle of the clock, it results in the growth of the phase-locked loops (PLLs), delay-locked loops (DLLs), and pulsewidth control loops (PWCLs). This thesis mainly dedicates to the analysis and improvement in these three fields. In this thesis, a PWCL, a PWCL with DLL, and a
APA, Harvard, Vancouver, ISO, and other styles
46

Cavalaria, Hugo Alexandre Nunes. "Automatic analysis of subthreshold operation in CMOS digital circuits." Master's thesis, 2017. http://hdl.handle.net/10400.1/10972.

Full text
Abstract:
The Internet of Things (IoT) paradigm is enabling easy access and interaction with a wide variety of devices, some of them self-powered, equipped with microcontrollers, sensors and sensor networks. Low power and ultra-low-power strategies, as never before, have a huge importance in today’s CMOS integrated circuits, as all portable devices quest for the never-ending battery life, but also with smaller and smaller dimensions every day. The solution is to use clever power management strategies and reduce drastically power consumption in IoT chips. Dynamic Voltage and Frequency Scaling tech
APA, Harvard, Vancouver, ISO, and other styles
47

Pan, Hsuan-I. "Analysis, Design and Implementation of CMOS Low Dropout Regulators." 2008. http://www.cetd.com.tw/ec/thesisdetail.aspx?etdun=U0001-2507200817195000.

Full text
APA, Harvard, Vancouver, ISO, and other styles
48

Lee, Hui-Yu, and 李輝宇. "Thermal Analysis And Reliability Test For CMOS Image Sensor." Thesis, 2006. http://ndltd.ncl.edu.tw/handle/43014006181526943867.

Full text
Abstract:
碩士<br>義守大學<br>機械與自動化工程學系碩士班<br>94<br>Due to huge demand for optical mouse, digital cameras, photo-mobile phones, web-cam and optoelectronic devices in home entertainment in recent years, the production and packaging techniques for CMOS image sensor (CIS) have been rapidly developed and improved. The CIS will gradually become main product to take over CCD camera for its low price and high performance. The reliability and thermal design for CMOS image sensor has been fully studied in this paper. It has been found that uv glue and solder paste are much easiest to failure in thermal fatigue fo
APA, Harvard, Vancouver, ISO, and other styles
49

Teng-Yuan, Lin, and 林鼎源. "Analysis and Applications of Pass-Transistor/ CMOS Collaborated Logic." Thesis, 1998. http://ndltd.ncl.edu.tw/handle/09404824821994602851.

Full text
Abstract:
碩士<br>大同工學院<br>電機工程研究所<br>86<br>This thesis focuses on the analysis and application of PCCL. The PCCL is especially used in low-power VLSI and a universal gate. We try to implement a set of logic functions and discuss the waveforms attenuated by pass-transistors. We discuss the technique improved by inverter-restoring and the waveform can be restored to at 500 MHz operation frequency. We try to replace the level-restoring circuit of PCCL by inverter-latch one. Finally, we don't implement by BDD, but implement by AND and OR gates of convWe simulate the critical-path waveform by HSPICE. The pr
APA, Harvard, Vancouver, ISO, and other styles
50

Chou, Yi-Te, and 周以德. "Design and Analysis on RF Receiver in CMOS Technology." Thesis, 2012. http://ndltd.ncl.edu.tw/handle/16164029822527680258.

Full text
Abstract:
碩士<br>國立中興大學<br>電機工程學系所<br>101<br>The thesis includes four topics. The first design topic a low noise amplifier（LNA）in W-band that used in automotive collision avoidance radar and was fabricated in TSMC 90nm CMOS process. We used coplanar waveguide transmission line for input and output matching in layout, this kind of transmission line adopted ground shielding technique to enhance Q value and decrease signal loss from substrate. This chapter will discuss about how to design the dimension of transistor and proper bias, and also to derive a lower noise figure of the transistor size and passive
APA, Harvard, Vancouver, ISO, and other styles
We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!

To the bibliography