Journal articles on the topic 'Architecture dataflow'
Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles
Consult the top 50 journal articles for your research on the topic 'Architecture dataflow.'
Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.
You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.
Browse journal articles on a wide variety of disciplines and organise your bibliography correctly.
Kavi, K. M., and B. Shirazi. "Dataflow architecture." IEEE Potentials 11, no. 3 (October 1992): 27–30. http://dx.doi.org/10.1109/45.207108.
Veen, Arthur H. "Dataflow machine architecture." ACM Computing Surveys 18, no. 4 (December 11, 1986): 365–96. http://dx.doi.org/10.1145/27633.28055.
Rockey, Mark. "The dataflow architecture." ACM SIGARCH Computer Architecture News 13, no. 4 (September 1985): 8–14. http://dx.doi.org/10.1145/381752.381754.
Šilc, Jurij, and Borut Robič. "Synchronous dataflow-based architecture." Microprocessing and Microprogramming 27, no. 1-5 (August 1989): 315–22. http://dx.doi.org/10.1016/0165-6074(89)90065-3.
Kao, Hsu-Yu, Xin-Jia Chen, and Shih-Hsu Huang. "Convolver Design and Convolve-Accumulate Unit Design for Low-Power Edge Computing." Sensors 21, no. 15 (July 27, 2021): 5081. http://dx.doi.org/10.3390/s21155081.
Teifel, J., and R. Manohar. "An asynchronous dataflow FPGA architecture." IEEE Transactions on Computers 53, no. 11 (November 2004): 1376–92. http://dx.doi.org/10.1109/tc.2004.88.
Mihelič, Jurij, and Uroš Čibej. "EXPERIMENTAL COMPARISON OF MATRIX ALGORITHMS FOR DATAFLOW COMPUTER ARCHITECTURE." Acta Electrotechnica et Informatica 18, no. 3 (September 27, 2018): 47–56. http://dx.doi.org/10.15546/aeei-2018-0025.
Fabiani, Erwan. "Experiencing a Problem-Based Learning Approach for Teaching Reconfigurable Architecture Design." International Journal of Reconfigurable Computing 2009 (2009): 1–11. http://dx.doi.org/10.1155/2009/923415.
Guo, Jia Rong, Ran Feng, Zhuo Bi, and Mei Hua Xu. "A Compiler for Ladder Diagram to Multi-Core Dataflow Architecture." Advanced Materials Research 462 (February 2012): 368–74. http://dx.doi.org/10.4028/www.scientific.net/amr.462.368.
Hu, Weiming. "Dataflow architecture for EEG patient monitor." ACM SIGARCH Computer Architecture News 13, no. 2 (June 1985): 3–10. http://dx.doi.org/10.1145/1296935.1296936.
Carlstrom, J., and T. Boden. "Synchronous dataflow architecture for network processors." IEEE Micro 24, no. 5 (September 2004): 10–18. http://dx.doi.org/10.1109/mm.2004.57.
Gao, G. R. "An Efficient Hybrid Dataflow Architecture Model." Journal of Parallel and Distributed Computing 19, no. 4 (December 1993): 293–307. http://dx.doi.org/10.1006/jpdc.1993.1113.
Ghosal, D., and L. N. Bhuyan. "Performance evaluation of a dataflow architecture." IEEE Transactions on Computers 39, no. 5 (May 1990): 615–27. http://dx.doi.org/10.1109/12.53575.
Vasilev, Vladimir S., Alexander I. Legalov, and Sergey V. Zykov. "The System for Transforming the Code of Dataflow Programs into Imperative." Modeling and Analysis of Information Systems 28, no. 2 (June 11, 2021): 198–214. http://dx.doi.org/10.18255/1818-1015-2021-2-198-214.
Tibaldi, Mattia, Gianluca Palermo, and Christian Pilato. "Dynamically-Tunable Dataflow Architectures Based on Markov Queuing Models." Electronics 11, no. 4 (February 12, 2022): 555. http://dx.doi.org/10.3390/electronics11040555.
Mazloom, Bita, Shashidhar Mysore, Mohit Tiwari, Banit Agrawal, and Tim Sherwood. "Dataflow Tomography." ACM Transactions on Architecture and Code Optimization 9, no. 1 (March 2012): 1–26. http://dx.doi.org/10.1145/2133382.2133385.
Geilen, Marc. "Synchronous dataflow scenarios." ACM Transactions on Embedded Computing Systems 10, no. 2 (December 2010): 1–31. http://dx.doi.org/10.1145/1880050.1880052.
Edwards, Stephen A., Richard Townsend, Martha Barker, and Martha A. Kim. "Compositional Dataflow Circuits." ACM Transactions on Embedded Computing Systems 18, no. 1 (February 28, 2019): 1–27. http://dx.doi.org/10.1145/3274280.
Kavi, Krishna M., and A. R. Hurson. "Design of cache memories for dataflow architecture." Journal of Systems Architecture 44, no. 9-10 (June 1998): 657–74. http://dx.doi.org/10.1016/s1383-7621(97)00012-x.
Canning, James T. "A hands-on dataflow architecture/programming course." ACM SIGCSE Bulletin 23, no. 2 (May 1991): 29–32. http://dx.doi.org/10.1145/122106.122112.
Iannucci, R. A. "Toward a dataflow/von Neumann hybrid architecture." ACM SIGARCH Computer Architecture News 16, no. 2 (May 17, 1988): 131–40. http://dx.doi.org/10.1145/633625.52416.
Mercaldi, Martha, Steven Swanson, Andrew Petersen, Andrew Putnam, Andrew Schwerin, Mark Oskin, and Susan J. Eggers. "Instruction scheduling for a tiled dataflow architecture." ACM SIGOPS Operating Systems Review 40, no. 5 (October 20, 2006): 141–50. http://dx.doi.org/10.1145/1168917.1168876.
Mercaldi, Martha, Steven Swanson, Andrew Petersen, Andrew Putnam, Andrew Schwerin, Mark Oskin, and Susan J. Eggers. "Instruction scheduling for a tiled dataflow architecture." ACM SIGPLAN Notices 41, no. 11 (November 2006): 141–50. http://dx.doi.org/10.1145/1168918.1168876.
Mercaldi, Martha, Steven Swanson, Andrew Petersen, Andrew Putnam, Andrew Schwerin, Mark Oskin, and Susan J. Eggers. "Instruction scheduling for a tiled dataflow architecture." ACM SIGARCH Computer Architecture News 34, no. 5 (October 20, 2006): 141–50. http://dx.doi.org/10.1145/1168919.1168876.
Wang, Lei, and Ying Tan. "The researches in fault-tolerant dataflow architecture." Journal of Computer Science and Technology 6, no. 4 (October 1991): 395–98. http://dx.doi.org/10.1007/bf02948401.
Figueroa, Pablo. "Insights on the Design of InTml." Presence: Teleoperators and Virtual Environments 19, no. 2 (April 1, 2010): 118–30. http://dx.doi.org/10.1162/pres.19.2.118.
Yazdanpanah, Fahimeh, Carlos Alvarez-Martinez, Daniel Jimenez-Gonzalez, and Yoav Etsion. "Hybrid Dataflow/von-Neumann Architectures." IEEE Transactions on Parallel and Distributed Systems 25, no. 6 (June 2014): 1489–509. http://dx.doi.org/10.1109/tpds.2013.125.
Ashford Lee, Edward, and Jeffery C. Bier. "Architectures for statically scheduled dataflow." Journal of Parallel and Distributed Computing 10, no. 4 (December 1990): 333–48. http://dx.doi.org/10.1016/0743-7315(90)90034-m.
Park, Jaeyun, Naehyuck Chang, and Wook Hyun Kwon. "An architecture of dataflow LSP for programmable controllers." IFAC Proceedings Volumes 24, no. 7 (September 1991): 243–48. http://dx.doi.org/10.1016/b978-0-08-041699-1.50045-8.
Vo, Huy T., Daniel K. Osmari, Brian Summa, João L. D. Comba, Valerio Pascucci, and Cláudio T. Silva. "Streaming-Enabled Parallel Dataflow Architecture for Multicore Systems." Computer Graphics Forum 29, no. 3 (August 12, 2010): 1073–82. http://dx.doi.org/10.1111/j.1467-8659.2009.01704.x.
Kavi, K. M., R. Giorgi, and J. Arul. "Scheduled dataflow: execution paradigm, architecture, and performance evaluation." IEEE Transactions on Computers 50, no. 8 (August 2001): 834–46. http://dx.doi.org/10.1109/tc.2001.947011.
Jo, Jihyuck, Suchang Kim, and In-Cheol Park. "Energy-Efficient Convolution Architecture Based on Rescheduled Dataflow." IEEE Transactions on Circuits and Systems I: Regular Papers 65, no. 12 (December 2018): 4196–207. http://dx.doi.org/10.1109/tcsi.2018.2840092.
Sakai, S., y. Yamaguchi, K. Hiraki, Y. Kodama, and T. Yuba. "An architecture of a dataflow single chip processor." ACM SIGARCH Computer Architecture News 17, no. 3 (June 1989): 46–53. http://dx.doi.org/10.1145/74926.74931.
Kavi, K. M., R. Giorgi, and J. Arul. "Scheduled dataflow: execution paradigm, architecture, and performance evaluation." IEEE Transactions on Computers 50, no. 8 (2001): 834–46. http://dx.doi.org/10.1109/12.947003.
Tan, Xu, Xiao-Chun Ye, Xiao-Wei Shen, Yuan-Chao Xu, Da Wang, Lunkai Zhang, Wen-Ming Li, Dong-Rui Fan, and Zhi-Min Tang. "A Pipelining Loop Optimization Method for Dataflow Architecture." Journal of Computer Science and Technology 33, no. 1 (January 2018): 116–30. http://dx.doi.org/10.1007/s11390-017-1748-5.
Liu, Guizhong, and Yungui Ci. "Architecture of the synchronous dataflow system SDS-1." Journal of Computer Science and Technology 1, no. 1 (March 1986): 19–25. http://dx.doi.org/10.1007/bf02943297.
Emani, Murali, Venkatram Vishwanath, Corey Adams, Michael E. Papka, Rick Stevens, Laura Florescu, Sumti Jairath, et al. "Accelerating Scientific Applications With SambaNova Reconfigurable Dataflow Architecture." Computing in Science & Engineering 23, no. 2 (March 1, 2021): 114–19. http://dx.doi.org/10.1109/mcse.2021.3057203.
Yazar, Tuğrul. "Design of Dataflow." Nexus Network Journal 17, no. 1 (December 5, 2014): 311–25. http://dx.doi.org/10.1007/s00004-014-0222-8.
Bourke, Timothy, Paul Jeanmaire, Basile Pesin, and Marc Pouzet. "Verified Lustre Normalization with Node Subsampling." ACM Transactions on Embedded Computing Systems 20, no. 5s (October 31, 2021): 1–25. http://dx.doi.org/10.1145/3477041.
Cheng, Wei-Kai, Xiang-Yi Liu, Hsin-Tzu Wu, Hsin-Yi Pai, and Po-Yao Chung. "Reconfigurable Architecture and Dataflow for Memory Traffic Minimization of CNNs Computation." Micromachines 12, no. 11 (November 5, 2021): 1365. http://dx.doi.org/10.3390/mi12111365.
Michalska, Małgorzata, Nicolas Zufferey, and Marco Mattavelli. "Performance Estimation Based Multicriteria Partitioning Approach for Dynamic Dataflow Programs." Journal of Electrical and Computer Engineering 2016 (2016): 1–15. http://dx.doi.org/10.1155/2016/8536432.
Ma, Mingze, and Rizos Sakellariou. "Code-size-aware Scheduling of Synchronous Dataflow Graphs on Multicore Systems." ACM Transactions on Embedded Computing Systems 20, no. 3 (April 2021): 1–24. http://dx.doi.org/10.1145/3440034.
Lakshmi Narasimhan, V., and T. Downs. "Fault tolerant aspects of a dynamic dataflow architecture — PATTSY." Microprocessing and Microprogramming 32, no. 1-5 (August 1991): 243–52. http://dx.doi.org/10.1016/0165-6074(91)90354-v.
Kavi, Krishna M., A. R. Hurson, Phenil Patadia, Elizabeth Abraham, and Ponnarasu Shanmugam. "Design of cache memories for multi-threaded dataflow architecture." ACM SIGARCH Computer Architecture News 23, no. 2 (May 1995): 253–64. http://dx.doi.org/10.1145/225830.224436.
Stancu, S., M. Ciobotaru, and K. Korcyl. "ATLAS TDAQ DataFlow network architecture analysis and upgrade proposal." IEEE Transactions on Nuclear Science 53, no. 3 (June 2006): 826–33. http://dx.doi.org/10.1109/tns.2006.873302.
Gan, Lin, Haohuan Fu, Wayne Luk, Chao Yang, Wei Xue, and Guangwen Yang. "Solving Mesoscale Atmospheric Dynamics Using a Reconfigurable Dataflow Architecture." IEEE Micro 37, no. 4 (2017): 40–50. http://dx.doi.org/10.1109/mm.2017.3211107.
Shen, Xiao-Wei, Xiao-Chun Ye, Xu Tan, Da Wang, Lunkai Zhang, Wen-Ming Li, Zhi-Min Zhang, Dong-Rui Fan, and Ning-Hui Sun. "An Efficient Network-on-Chip Router for Dataflow Architecture." Journal of Computer Science and Technology 32, no. 1 (January 2017): 11–25. http://dx.doi.org/10.1007/s11390-017-1703-5.
Tan, Xu, Xiao-Wei Shen, Xiao-Chun Ye, Da Wang, Dong-Rui Fan, Lunkai Zhang, Wen-Ming Li, Zhi-Min Zhang, and Zhi-Min Tang. "A Non-Stop Double Buffering Mechanism for Dataflow Architecture." Journal of Computer Science and Technology 33, no. 1 (January 2018): 145–57. http://dx.doi.org/10.1007/s11390-017-1747-6.
Alves, Tiago A. O., Leandro A. J. Marzulo, Felipe M. G. Franca, and Vitor Santos Costa. "Trebuchet: exploring TLP with dataflow virtualisation." International Journal of High Performance Systems Architecture 3, no. 2/3 (2011): 137. http://dx.doi.org/10.1504/ijhpsa.2011.040466.
Xu, Rui, Sheng Ma, Yaohua Wang, Xinhai Chen, and Yang Guo. "Configurable Multi-directional Systolic Array Architecture for Convolutional Neural Networks." ACM Transactions on Architecture and Code Optimization 18, no. 4 (December 31, 2021): 1–24. http://dx.doi.org/10.1145/3460776.