Relevant bibliographies by topics / Binary multiplier

Contents

  1. Journal articles
  2. Dissertations / Theses
  3. Books
  4. Book chapters
  5. Conference papers
  6. Reports

Academic literature on the topic 'Binary multiplier'

Author: Grafiati
Published: 28 June 2021
Last updated: 21 June 2025

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the lists of relevant articles, books, theses, conference reports, and other scholarly sources on the topic 'Binary multiplier.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Journal articles on the topic "Binary multiplier"

1

Padmanabhan, Khamalesh Kumar, Umadevi Seerengasamy, and Abraham Sudharson Ponraj. "High-Speed Grouping and Decomposition Multiplier for Binary Multiplication." Electronics 11, no. 24 (2022): 4202. http://dx.doi.org/10.3390/electronics11244202.

Full text
Abstract:
In the computation systems that are frequently utilized in Digital Signal Processing (DSP)- and Fast Fourier transform (FFT)-based applications, binary multipliers play a crucial role. Multipliers are one of the basic arithmetic components used, and they require more hardware resources and computational time. Due to this, numerous studies have been performed so as to decrease the computational time and hardware requirements. In this research study on reducing the necessary computational time, a high-speed binary multiplier known as the Grouping and Decomposition (GD) multiplieris proposed. The
APA, Harvard, Vancouver, ISO, and other styles
2

Madenda, Sarifuddin, Suryadi Harmanto, and Astie Darmayantie. "New Concept of Universal Binary Multiplication and Its Implementation on FPGA." Journal of Southwest Jiaotong University 56, no. 3 (2021): 124–39. http://dx.doi.org/10.35741/issn.0258-2724.56.3.11.

Full text
Abstract:
This paper proposes the new improvements of signed binary multiplication equation, signed multiplier, and universal multiplier. The proposed multipliers have low complexity algorithms and are easy to implement into software and hardware. Both signed, and universal multipliers are embedded into FPGA by optimizing the use of LUTs (6-LUT and 5-LUT), carry chain Carry4, and fast carry logics: MUXCYs and XORCYs.Each one is implemented as a serial-parallel multiplier and parallel multiplier. The signed multiplier executes four types of multiplication, i.e., between two operands that each one can be
APA, Harvard, Vancouver, ISO, and other styles
3

Mokhtar, Anis Shahida, Chew Sue Ping, Muhamad Faiz Md Din, Nazrul Fariq Makmor, and Muhammad Asyraf Che Mahadi. "Implementation of Booth Multiplier Algorithm using Radix-4 in FPGA." Jurnal Kejuruteraan si4, no. 1 (2021): 161–65. http://dx.doi.org/10.17576/jkukm-2021-si4(1)-20.

Full text
Abstract:
This paper presentsthe performance of Radix-4 Modified Booth Algorithm. Booth algorithm is a multiplication algorithm that multiplies two signed binary numbers in two's complement notation. Multiplier is a fundamental component in general-purpose microprocessors and in digital signal processors. With advances in technology, researchers design multipliers which offer high speed, low power, and less area implementation. Booth multiplier algorithm is designed to reduce number of partial products as compared to conventional multiplier. The proposed design is simulated by using Verilog HDL in Quart
APA, Harvard, Vancouver, ISO, and other styles
4

Etiemble, Daniel, and Ramzi A. Jaber. "Design of (3,2) and (4,2) CNTFET Ternary Counters for Multipliers." Asian Journal of Research in Computer Science 16, no. 3 (2023): 103–18. http://dx.doi.org/10.9734/ajrcos/2023/v16i3349.

Full text
Abstract:
The reduction trees of combinational multipliers are widely applying counters. To be able to compare the ternary and the binary approaches, Nanotube Field-Effect Transistor (CNTFET) ternary (3,2) and ternary (4,2) counters have been designed. The ternary (4,2) counter is compared with the binary (7,3) counter as both compute approximately the same amount of information. The binary counter is more efficient. However, comparing counters is not enough: in the Wallace reduction tree of the ternary multiplier, there are two times more lines to reduce compared to the binary one, as a 1-trit multipli
APA, Harvard, Vancouver, ISO, and other styles
5

Alkurwy, Salah. "A novel approach of multiplier design based on BCD decoder." Indonesian Journal of Electrical Engineering and Computer Science 14, no. 1 (2019): 38–43. https://doi.org/10.11591/ijeecs.v14.i1.pp38-43.

Full text
Abstract:
A novel approach of multiplier design is presented in this paper. The design idea is implemented based on binary coded decimal (BCD) decoder to seven segment display, by computing all the probability of multiplying 3×3 binary digits bits and grouping in table rows. The obtaining of the combinational logic functions is achieved by simplified the generated columns of [A5: A0], using a Karnaugh map. Then, the 3×3-bits multiplier circuit is used to implement the 6×6- and 12×12-bit multipliers. Comparing with a conventional multiplier, the proposed design outperformed in ter
APA, Harvard, Vancouver, ISO, and other styles
6

Sharma, Virat, and Manju K. Chattopadhyay. "Implementation of Novel 2x2 Vedic Multiplier using QCA Technology." Journal of Physics: Conference Series 2603, no. 1 (2023): 012045. http://dx.doi.org/10.1088/1742-6596/2603/1/012045.

Full text
Abstract:
Abstract Advantages like working at high speed, scalability, and lower power consumption make QCA technology more feasible than modern CMOS technology. QCA Technology uses electrons’ Coulombic interaction and polarization to represent binary information 0 and 1. The present paper proposes a novel XOR Gate and a Half Adder design and uses them to implement a new 2x2 Vedic Multiplier on QCA technology. A 2x2 Vedic Multiplier multiplies two inputs, of two bits each, using Urdhva-Tiryakbhyam Vedic Sutra. The proposed circuit has a reduced cell count and Quantum cost compared Co-planar Vedic Multip
APA, Harvard, Vancouver, ISO, and other styles
7

Rajkumar, K. "Design and optimization of MSI-enabled multi-precision binary multiplier architecture." i-manager's Journal on Circuits and Systems 11, no. 2 (2023): 27. http://dx.doi.org/10.26634/jcir.11.2.20397.

Full text
Abstract:
Arithmetic Logic Units (ALUs) are key elements within processors, executing a variety of operations including multiplication, division, addition, and subtraction. Among these, multiplication stands out as the most frequently utilized function within ALUs. This study presents an innovative MSI-interfaced multiplier architecture designed for integration into a multi-precision floating-point multiplier framework. This novel architecture offers configurations for 24-bit, 53-bit, 113-bit, and 237-bit binary operations, corresponding to single, double, quadruple, and octuple precision modes of float
APA, Harvard, Vancouver, ISO, and other styles
8

Al-Nounou, Abd Al-Rahman, Osama Al-Khaleel, Fadi Obeidat, and Mohammad Al-Khaleel. "FPGA Implementation of Fast Binary Multiplication Based on Customized Basic Cells." JUCS - Journal of Universal Computer Science 28, no. (10) (2022): 1030–57. https://doi.org/10.3897/jucs.86282.

Full text
Abstract:
Multiplication is considered one of the most time-consuming and a key operation in wide variety of embedded applications. Speeding up this operation has a significant impact on the overall performance of these applications. A vast number of multiplication approaches are found in the literature where the goal is always to achieve a higher performance. One of these approaches relies on using smaller multiplier blocks which are built based on direct Boolean algebra equations to build large multipliers. In this work, we present a methodology for designing binary multipliers where different sizes c
APA, Harvard, Vancouver, ISO, and other styles
9

Kalimoldayev, M., S. Tynymbayev, M. Ibraimov, M. Magzom, Y. Kozhagulov, and T. Namazbayev. "PIPELINE MULTIPLIER OF POLYNOMIALS MODULO WITH ANALYSIS OF HIGH-ORDER BITS OF THE MULTIPLIER." BULLETIN 386, no. 4 (2020): 13–20. http://dx.doi.org/10.32014/2020.2518-1467.98.

Full text
Abstract:
Among public-key cryptosystems, cryptosystems built on the basis of a polynomial system of residual classes are special. Because in these systems, arithmetic operations are performed at high speed. There are many algorithms for encrypting and decrypting data presented in the form of polynomials. The paper considers data encryption based on the multiplication of polynomials modulo irreducible polynomials. In such a multiplier, the binary image of a multiply polynomial can serve as a fragment of encrypted text. The binary image of the multiplier polynomial is the secret key and the binary repres
APA, Harvard, Vancouver, ISO, and other styles
10

Al-Nounou, Abd Al-Rahman, Osama Al-Khaleel, Fadi Obeidat, and Mohammad Al-Khaleel. "FPGA Implementation of Fast Binary Multiplication Based on Customized Basic Cells." JUCS - Journal of Universal Computer Science 28, no. 10 (2022): 1030–57. http://dx.doi.org/10.3897/jucs.86282.

Full text
Abstract:
Multiplication is considered one of the most time-consuming and a key operation in wide variety of embedded applications. Speeding up this operation has a significant impact on the overall performance of these applications. A vast number of multiplication approaches are found in the literature where the goal is always to achieve a higher performance. One of these approaches relies on using smaller multiplier blocks which are built based on direct Boolean algebra equations to build large multipliers. In this work, we present a methodology for designing binary multipliers where different sizes c
APA, Harvard, Vancouver, ISO, and other styles
More sources

Dissertations / Theses on the topic "Binary multiplier"

1

Hojný, Ondřej. "Evoluční návrh kombinačních obvodů." Master's thesis, Vysoké učení technické v Brně. Fakulta strojního inženýrství, 2021. http://www.nusl.cz/ntk/nusl-442801.

Full text
Abstract:
This diploma thesis deals with the use of Cartesian Genetic Programming (CGP) for combinational circuits design. The work addresses the issue of optimizaion of selected logic circuts, arithmetic adders and multipliers, using Cartesian Genetic Programming. The implementation of the CPG is performed in the Python programming language with the aid of NumPy, Numba and Pandas libraries. The method was tested on selected examples and the results were discussed.
APA, Harvard, Vancouver, ISO, and other styles
2

Rogers, Derek. "Non-binary spread-spectrum multiple-access communications /." Title page, contents and abstract only, 1995. http://web4.library.adelaide.edu.au/theses/09PH/09phr725.pdf.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Khalid, Abbas. "Coding for the multiple access binary channel." Thesis, Lancaster University, 2012. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.659445.

Full text
Abstract:
Transmitting the maximum amount of information in minimum possible bandwidth is always desired . Multiple access (MA) communication is often used to achieve this objective. However, the mutual interference among the users handicaps the performance considerably. Addition of redundancy bits for reliable transmission demands more bandwidth. Power line communication (PLC) is considered an attractive candidate to overcome the scarcity of the bandwidth and the associated huge cost. PLC uses power lines as a communication medium which were originally designed for power distribution rather than data t
APA, Harvard, Vancouver, ISO, and other styles
4

Clarici, Georg. "Multiple quantum well binary-phase modulators : a feasibility study." Thesis, Heriot-Watt University, 2002. http://hdl.handle.net/10399/458.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Novak, Gregory S. "Simulated galaxy remnants produced by binary and multiple mergers /." Diss., Digital Dissertations Database. Restricted to UC campuses, 2008. http://uclibs.org/PID/11984.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Kubik, Lauren Ashley. "Simultaneously lifting multiple sets in binary knapsack integer programs." Thesis, Manhattan, Kan. : Kansas State University, 2009. http://hdl.handle.net/2097/1460.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Crowley, William L. "Lossless compression using binary necklace classes and multiple huffman trees." Thesis, Monterey, Calif. : Springfield, Va. : Naval Postgraduate School ; Available from National Technical Information Service, 2001. http://handle.dtic.mil/100.2/ADA397592.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Benachour, Phillip. "Trellis decoding techniques for the multiple access binary adder channel." Thesis, Lancaster University, 2000. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.314240.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Merkl, Frank J. "Binary image compression using run length encoding and multiple scanning techniques /." Online version of thesis, 1988. http://hdl.handle.net/1850/8309.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Baxter, Rodney Charles. "The thermodynamics of binary liquid mixtures of compounds containing multiple bonds." Thesis, Rhodes University, 1989. http://hdl.handle.net/10962/d1016079.

Full text
Abstract:
Excess thermodynamic properties have been determined for several binary liquid mixtures with the aim of testing various thermodynamic theories and postulates. Excess molar enthalpies, HEm, have been determined using an LKB flow microcalorimeter and excess molar volumes, VEm, have been determined using an Anton Paar vibrating tube densitometer. The activity coefficients at infinite dilution ƴ∞₁₃, have been determined using an atmospheric pressure gas-liquid chromatograph. The excess molar enthalpies and the excess molar volumes have been measured at 298.15 K for systems involving the bicyclic c
APA, Harvard, Vancouver, ISO, and other styles
More sources

Books on the topic "Binary multiplier"

1

Pirlot, Paul. Brains and behaviours: From binary structures to multiple functions. 2nd ed. Orbis Pub., 1993.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
2

Symposium, International Astronomical Union. Birth and evolution of binary stars: Poster proceedings of IAU Symposium No. 200 on the formation of binary stars, 10-15 April 2000, Potsdam, Germany. Astrophysikalisches Institut Potsdam, 2000.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
3

United States. National Aeronautics and Space Administration., ed. NRA, first multiwavelength, multiple layer doppler imaging of an active binary. National Aeronautics and Space Administration, 1998.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
4

United States. National Aeronautics and Space Administration., ed. NRA, first multiwavelength, multiple layer doppler imaging of an active binary. National Aeronautics and Space Administration, 1998.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
5

1940-, Eggleton P. P., Podsiadlowski Philipp 1962-, Osservatorio astronomico di Roma, Lawrence Livermore National Laboratory, and Astronomical Society of the Pacific., eds. Evolution of binary and multiple star systems: A meeting in celebration of Peter Eggleton's 60th birthday : proceedings held in Bormio, Italy, 25 June-1 July 2000. Astronomical Society of the Pacific, 2001.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
6

Green, Catherine E., and Elior Haley. Aether Beyond the Binary. Duck Prints Press LLC, 2024.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
7

Green, Catherine E., and Elior Haley. Aether Beyond the Binary. Duck Prints Press LLC, 2024.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
8

Green, Catherine E., and Elior Haley. Aether Beyond the Binary. Duck Prints Press LLC, 2024.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
9

Green, Catherine E., and Elior Haley. Aether Beyond the Binary. Duck Prints Press LLC, 2024.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
10

Beyond Binary Memory Circuits: Multiple-Valued Logic. Springer International Publishing AG, 2023.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
More sources

Book chapters on the topic "Binary multiplier"

1

Pattimi, Hari, and Rajanbabu Mallavarapu. "Pipeline Decimal Multiplier Using Binary Multipliers." In Proceedings of 2nd International Conference on Micro-Electronics, Electromagnetics and Telecommunications. Springer Singapore, 2017. http://dx.doi.org/10.1007/978-981-10-4280-5_22.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Walker, Alvernon, and Evelyn Sowells-Boone. "Efficient Set-Bit Driven Shift-Add Binary Multiplier." In Advances in Intelligent Systems and Computing. Springer International Publishing, 2018. http://dx.doi.org/10.1007/978-3-030-01177-2_99.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Behera, Niharika, Manoranjan Pradhan, and Pranaba K. Mishro. "Analysis of Delay in 16 × 16 Signed Binary Multiplier." In Proceedings of the International Conference on Paradigms of Computing, Communication and Data Sciences. Springer Nature Singapore, 2023. http://dx.doi.org/10.1007/978-981-19-8742-7_13.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Miomo, Takahiro, Koichi Yasuoka, and Masanori Kanazawa. "The Fastest Multiplier on FPGAs with Redundant Binary Representation." In Lecture Notes in Computer Science. Springer Berlin Heidelberg, 2000. http://dx.doi.org/10.1007/3-540-44614-1_56.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Kelly, P. M., C. J. Thompson, T. M. McGinnity, and L. P. Maguire. "A Binary Multiplier Using RTD Based Threshold Logic Gates." In Artificial Neural Nets Problem Solving Methods. Springer Berlin Heidelberg, 2003. http://dx.doi.org/10.1007/3-540-44869-1_6.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Barik, Ranjan Kumar, Ashish Panda, and Manoranjan Pradhan. "A High-Speed Booth Multiplier Based on Redundant Binary Algorithm." In Advances in Intelligent Systems and Computing. Springer Singapore, 2017. http://dx.doi.org/10.1007/978-981-10-6875-1_56.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Maurya, Deepti, and Uma Sharma. "Versatile 4-bit signed binary multiplier for complex digital circuits." In Advances in AI for Biomedical Instrumentation, Electronics and Computing. CRC Press, 2024. http://dx.doi.org/10.1201/9781032644752-29.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Taverne, Jonathan, Armando Faz-Hernández, Diego F. Aranha, Francisco Rodríguez-Henríquez, Darrel Hankerson, and Julio López. "Software Implementation of Binary Elliptic Curves: Impact of the Carry-Less Multiplier on Scalar Multiplication." In Cryptographic Hardware and Embedded Systems – CHES 2011. Springer Berlin Heidelberg, 2011. http://dx.doi.org/10.1007/978-3-642-23951-9_8.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Yu, Po-Lung. "Binary Relations." In Multiple-Criteria Decision Making. Springer US, 1985. http://dx.doi.org/10.1007/978-1-4684-8395-6_2.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Zhou, Yu, and Zhuoyi Song. "Binary Decision Trees for Melanoma Diagnosis." In Multiple Classifier Systems. Springer Berlin Heidelberg, 2013. http://dx.doi.org/10.1007/978-3-642-38067-9_33.

Full text
APA, Harvard, Vancouver, ISO, and other styles

Conference papers on the topic "Binary multiplier"

1

Verma, Manmohan, Suyash Sharma, and Shasanka Sekhar Rout. "A Comparative Study of Wallace Tree Multiplier and Binary Multiplier Performance." In 2024 International Conference on Communication, Control, and Intelligent Systems (CCIS). IEEE, 2024. https://doi.org/10.1109/ccis63231.2024.10932105.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Neto, Horacio C., and Mario P. Vestias. "Decimal multiplier on FPGA using embedded binary multipliers." In 2008 International Conference on Field Programmable Logic and Applications (FPL). IEEE, 2008. http://dx.doi.org/10.1109/fpl.2008.4629931.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Haghiri, Saeed, Ali Nemati, Soheil Feizi, Amirali Amirsoleimani, Arash Ahmadi, and Majid Ahmadi. "A memristor based binary multiplier." In 2017 IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE). IEEE, 2017. http://dx.doi.org/10.1109/ccece.2017.7946783.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Bawaskar, Ashish A., Vilas Alagdeve, and Rashmi Keote. "High performance redundant binary multiplier." In 2016 International Conference on Communication and Signal Processing (ICCSP). IEEE, 2016. http://dx.doi.org/10.1109/iccsp.2016.7754358.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Kumar Kattamuri, R. S. N., and S. K. Sahoo. "Computation sharing multiplier using redundant binary arithmetic." In APCCAS 2010-2010 IEEE Asia Pacific Conference on Circuits and Systems. IEEE, 2010. http://dx.doi.org/10.1109/apccas.2010.5774869.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Arun, Konduri, and K. Srivatsan. "A binary high speed floating point multiplier." In 2017 International Conference on Nextgen Electronic Technologies: Silicon to Software (ICNETS2). IEEE, 2017. http://dx.doi.org/10.1109/icnets2.2017.8067953.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Bhattacharjee, Pritam, Arindam Sadhu, and Kunal Das. "A register-transfer-level description of synthesizable binary multiplier and binary divider." In 2016 International Conference on Microelectronics, Computing and Communications (MicroCom). IEEE, 2016. http://dx.doi.org/10.1109/microcom.2016.7522470.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Shuli Gao, Dhamin Al-Khalili, J. M. Pierre Langlois, and Noureddine Chabini. "Decimal floating-point multiplier with binary-decimal compression based fixed-point multiplier." In 2017 IEEE 30th Canadian Conference on Electrical and Computer Engineering (CCECE). IEEE, 2017. http://dx.doi.org/10.1109/ccece.2017.7946692.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Bisoyi, Abhyarthana, Mitu Baral, and Manoja Kumar Senapati. "Comparison of a 32-bit Vedic multiplier with a conventional binary multiplier." In 2014 International Conference on Advanced Communication, Control and Computing Technologies (ICACCCT). IEEE, 2014. http://dx.doi.org/10.1109/icaccct.2014.7019410.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Kim, Dai Hyun, Andrew Kostrzewski, Yao Li, and George Eichmann. "A sign/logarithm number-system-based fast optical binary multiplier." In OSA Annual Meeting. Optica Publishing Group, 1990. http://dx.doi.org/10.1364/oam.1990.tuuu5.

Full text
Abstract:
We will present a new fast binary multiplication scheme based on the use of a nonholographic parallel optical content addressable memory (CAM). The multiplication operation is performed by means of binary logarithmic addition that uses a sign/logarithm number system. Multiplication of two binary numbers a and b begins by converting them into a sign/logarithm number system. Multiplication is accomplished by adding appropriate logarithms. A 3-stage non-holographic CAM is required to implement a sign/logarithm number multiplier. By means of a Quine-McCluskey minimization method, the number of CAM
APA, Harvard, Vancouver, ISO, and other styles

Reports on the topic "Binary multiplier"

1

Pritchard, Katrina, Helen Williams, and Alice Elworthy. Mapping policy understandings of gender & sexuality: thematic analysis. Swansea University, 2023. http://dx.doi.org/10.23889/sureport.64441.

Full text
Abstract:
This second report from the Breaking Binaries Research (BBR) programme extends and develops our first report which offered a preliminary review of mapping understandings of genders and sexualities across policy data (Pritchard et al., 2023). As in our first report, we focus on the implications of these understandings for entrepreneurs and small businesses in relation to how diversity is constructed by policy makers. We define gender and sexuality diversity as including all those who self-identify as not conforming to binary identities and/or bodies, and those who identify in various, and somet
APA, Harvard, Vancouver, ISO, and other styles
2

Knop, R., and R. G. Stokstad. BRANDEX: A FORTRAN/Pascal code to calculate the multiple binary splitting of an excited nucleus. Office of Scientific and Technical Information (OSTI), 1989. http://dx.doi.org/10.2172/5704795.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Reimus, Paul W. Binary Tracers and Multiple Geophysical Data Set Inversion Methods to Improve EGS Reservoir Characterization and Imaging. Office of Scientific and Technical Information (OSTI), 2014. http://dx.doi.org/10.2172/1130518.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Pritchard, Katrina, Helen C. Williams, and Alice Elworthy. Mapping policy understandings of gender & sexuality: preliminary review. School of Management, Swansea University, 2023. http://dx.doi.org/10.23889/sureport.63677.

Full text
Abstract:
As part of the wider Breaking Binaries Research (BBR) programme, in this project we aim to map understandings of gender and sexuality diversity across various government policy documents within the UK. We focus on the implications of these understandings for entrepreneurs and small businesses in relation to how diversity is constructed by policy makers. Policy documents provide a visual and written summary with varying focus ranging from statements, directives, advisories and guidance, plans and reviews. Such policies represent a political ideological articulation of how prevailing values inte
APA, Harvard, Vancouver, ISO, and other styles
5

Maloney, Megan, Sarah Becker, Andrew Griffin, Susan Lyon, and Kristofer Lasko. Automated built-up infrastructure land cover extraction using index ensembles with machine learning, automated training data, and red band texture layers. Engineer Research and Development Center (U.S.), 2024. http://dx.doi.org/10.21079/11681/49370.

Full text
Abstract:
Automated built-up infrastructure classification is a global need for planning. However, individual indices have weaknesses, including spectral confusion with bare ground, and computational requirements for deep learning are intensive. We present a computationally lightweight method to classify built-up infrastructure. We use an ensemble of spectral indices and a novel red-band texture layer with global thresholds determined from 12 diverse sites (two seasonally varied images per site). Multiple spectral indexes were evaluated using Sentinel-2 imagery. Our texture metric uses the red band to s
APA, Harvard, Vancouver, ISO, and other styles
6

Arhin, Stephen, Babin Manandhar, and Adam Gatiba. Influence of Pavement Conditions on Commercial Motor Vehicle Crashes. Mineta Transportation Institute, 2023. http://dx.doi.org/10.31979/mti.2023.2343.

Full text
Abstract:
Commercial motor vehicle (CMV) safety is a major concern in the United States, including the District of Columbia (DC), where CMVs make up 15% of traffic. This research uses a comprehensive approach, combining statistical analysis and machine learning techniques, to investigate the impact of road pavement conditions on CMV accidents. The study integrates traffic crash data from the Traffic Accident Reporting and Analysis Systems Version 2.0 (TARAS2) database with pavement condition data provided by the District Department of Transportation (DDOT). Data spanning from 2016 to 2020 was collected
APA, Harvard, Vancouver, ISO, and other styles
7

Leslie, Jean, and Kelly Simmons. Leadership Capabilities for Navigating a Polycrisis. Center for Creative Leadership, 2024. http://dx.doi.org/10.35613/ccl.2024.2058.

Full text
Abstract:
In an era of global challenges, leaders face a landscape characterized by what scholars term "polycrisis1" – a convergence of multiple, interconnected crises that amplify each other'simpacts. While the concept of polycrisis is gaining recognition, our study revealed a significant gap. No substantial body of literature currently addresses leadership in the midst of polycrisis. This absence underscores the novelty and importance of our study. To bridge this gap, we turned to the concepts of "grand challenges" and "wicked problems," which share many characteristics with polycrisis and have more e
APA, Harvard, Vancouver, ISO, and other styles
8

Mawassi, Munir, Adib Rowhani, Deborah A. Golino, Avichai Perl, and Edna Tanne. Rugose Wood Disease of Grapevine, Etiology and Virus Resistance in Transgenic Vines. United States Department of Agriculture, 2003. http://dx.doi.org/10.32747/2003.7586477.bard.

Full text
Abstract:
Rugose wood is a complex disease of grapevines, which occurs in all growing areas. The disease is spread in the field by vector transmission (mealybugs). At least five elongated-phloem- limited viruses are implicated in the various rugose wood disorders. The most fully characterized of these are Grapevine virus A (GV A) and GVB, members of a newly established genus, the vitivirus. GVC, a putative vitivirus, is much less well characterized than GV A or GVB. The information regarding the role of GVC in the etiology and epidemiology of rugose wood is fragmentary and no sequence data for GVC are a
APA, Harvard, Vancouver, ISO, and other styles
9

Taylor, Bea, Heather Wardle, and Isabel Taylor. Exploring the problem gambling health-harm paradox. Greo Evidence Insights, 2022. https://doi.org/10.33684/2024.002.

Full text
Abstract:
Purpose: Previous research by NatCen identified a potential health-harm paradox for mental wellbeing and gambling, finding that those with poor mental wellbeing or a diagnosed mental health condition were more likely to experience problem gambling despite being less likely to gamble at all. This report aimed to explore this further, testing three specific hypothesis which could account for this association: 1. That people with poorer mental wellbeing who gamble do so more frequently and it is this increased frequency of gambling that drives elevated rates of gambling severity. 2. That people w
APA, Harvard, Vancouver, ISO, and other styles
10

Inclusion and Advocacy for Women with ADHD: Addressing Inequities and Challenging Diagnostic Bias on International Women’s Day. ACAMH, 2024. http://dx.doi.org/10.13056/acamh.26609.

Full text
Abstract:
March 8th, 2024 is International Women’s Day and this year’s theme is “Inspire Inclusion.” Unfortunately, women who hold multiple intersecting identities that are systemically oppressed world-wide are often excluded from discussions. One example includes women who are neurodiverse, and more specifically for this post, women with attention-deficit/hyperactivity disorder (ADHD). Women and non-binary folks are often excluded from appropriate diagnosis of ADHD due to bias in providers, boy/men-dominated symptoms in the DSM-5 (Barkley, 2023; Hinshaw et al., 2021), socialization to mask and internal
APA, Harvard, Vancouver, ISO, and other styles
You might also be interested in the extended bibliographies on the topic 'Binary multiplier' for particular source types:
Journal articles Dissertations / Theses Books
We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!

To the bibliography