Relevant bibliographies by topics / Binary To Excess 1 Converter

Contents

  1. Journal articles
  2. Dissertations / Theses
  3. Books
  4. Book chapters
  5. Conference papers

Academic literature on the topic 'Binary To Excess 1 Converter'

Author: Grafiati
Published: 2 June 2025
Last updated: 22 June 2025

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the lists of relevant articles, books, theses, conference reports, and other scholarly sources on the topic 'Binary To Excess 1 Converter.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Journal articles on the topic "Binary To Excess 1 Converter"

1

Sindhuri, K. Bala. "Implementation of Regular Linear Carry Select Adder with Binary to Excess-1 Converter." International Journal of Engineering Research 4, no. 7 (2015): 346–50. http://dx.doi.org/10.17950/ijer/v4s7/702.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Ramya . S, Sri Phani, and Nimmy Maria Jose. "A Low Power Binary to Excess-1 Code Converter Using GDI Technique." International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering 04, no. 01 (2015): 209–14. http://dx.doi.org/10.15662/ijareeie.2015.0401031.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Swetha, Tarigoppula, Sravan K. Vittapu, Ravichand Sankuru, Balla Hindupriya, Bairagoni Anand, and Gangadi Chandra Vardhan Reddy. "Implementation of Area Efficient Carry Select Adder using Binary to Excess1 Code." Journal of VLSI Design and Signal Processing 9, no. 3 (2023): 29–36. http://dx.doi.org/10.46610/jovdsp.2023.v09i03.004.

Full text
Abstract:
Adders are widely used as essential parts in the design of digital integrated circuits. The Carry Select Adder (CSA) is unique among conventional adder topologies in that it operates quickly. There is a need for speedier arithmetic units as well as ones that use less power and take up less space as the mobile sector grows quickly. The Carry-Select method for adder design with carry propagation achieves a good trade-off between performance and cost. However, because it uses two ripple carry adders (RCA), the traditional CSA design still has a significant area overhead. A Binary to Excess-1 code converter (BE-1 converter) has been used in the development of a modified CSA design to overcome the issue. This study presents a practical method for reducing the size and power footprint of the CSA by introducing gate-level changes to the BE-1 converter design. Making use of this alteration, a 4-bit CSA architecture with a BE-1 converter is developed and contrasted with the industry standard CSA design. These designs are evaluated considering their area and power characteristics. The analytical results show that the suggested CSA structure is better than the traditional one and that using a CSA with a BE-1 converter is an efficient way to create a VLSI design.
APA, Harvard, Vancouver, ISO, and other styles
4

Raman, Anjali, Chirukoti Anusha, Sucharitha C, Shaik Mohammed Rafi, and Fairooz SK. "Design of A Low Power 16- Bit CSLA Using Binary To Excess-1 Converter." International Journal of VLSI and Signal Processing 7, no. 2 (2020): 11–13. http://dx.doi.org/10.14445/23942584/ijvsp-v7i2p103.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

B.BHUPAL and S.K.SATYANARAYANA. "Design and Simulation of Low Power and Area Efficient SQRT Carry Select Adder with Modified Binary to Excess-1 Converter." International Journal of Scientific Engineering and Technology Research 3, no. 44 (2014): 8927–32. https://doi.org/10.5281/zenodo.33084.

Full text
Abstract:
In the design of Integrated circuits, area occupancy and power consumption plays a vital role because of increasing necessity of portable systems. Carry Select Adder (CSLA) is a fast adder used in data processing processors for performing fast arithmetic functions. From the structure of the CSLA, it is clear that there is scope for reducing the area and power consumption in the CSLA. This work uses a simple and efficient transistor level modification of EX-OR gate used in BEC-1 converter to significantly reduce the area and power of the CSLA. Based on this modification 4, 8, 16-bit SQRT CSLA architecture have been developed and compared with the SQRT CSLA architecture using AND, OR, INVERTER (AOI) implementation of EX-OR gate used in BEC-1 converter. The proposed SQRT CSLA is designed in 130 nm technology. The proposed design has reduced area and power as compared with the SQRT CSLA using ordinary BEC-1 converter. This work evaluates the performance of the proposed designs in terms of area and power. The results analysis shows that the proposed SQRT CSLA structure is better than the regular SQRT CSLA.
APA, Harvard, Vancouver, ISO, and other styles
6

N., Saravanakumar, Sakthi Sudhan K., N. Vijeyakumar K., and Saranya S. "Design and implementation of reduced power energy efficient binary coded decimal adder." TELKOMNIKA Telecommunication, Computing, Electronics and Control 8, no. 3 (2019): 185–93. https://doi.org/10.11591/ijres.v8.i3.pp185-193.

Full text
Abstract:
This paper presents a novel architecture for low power energy binary represented decimal addition. The proposed BCD adder uses Binary to Excess Six Converter (BESC) block for constant correction to adjusts binary outputs exceeding 9 to correct decimal values and exploits the inherent advantage of reduced delay and switching, due to elimination of long carry propagation in second stage addition as in conventional design and switching OFF of the BESC block for decimal outputs less than 9. The proposed BESC-BCD adder has been designed using VHDL code and synthesized using Altera Quartus II. Experimental results demonstrates that the proposed decimal adder can lead to significant power savings and delay reduction compared to existing BCD adders which is realised in better power-delay product(PDP) performance. For example the PDP saving of the proposed BESC-BCD adder for a 1 digit and 2 digit addition implementations are 11.6% and 16.05% respectively, compared to the best of the designs used for comparison.
APA, Harvard, Vancouver, ISO, and other styles
7

Kokilavani, V., K. Preethi, and P. Balasubramanian. "FPGA-Based Synthesis of High-Speed Hybrid Carry Select Adders." Advances in Electronics 2015 (May 27, 2015): 1–13. http://dx.doi.org/10.1155/2015/713843.

Full text
Abstract:
Carry select adder is a square-root time high-speed adder. In this paper, FPGA-based synthesis of conventional and hybrid carry select adders are described with a focus on high speed. Conventionally, carry select adders are realized using the following: (i) full adders and 2 : 1 multiplexers, (ii) full adders, binary to excess 1 code converters, and 2 : 1 multiplexers, and (iii) sharing of common Boolean logic. On the other hand, hybrid carry select adders involve a combination of carry select and carry lookahead adders with/without the use of binary to excess 1 code converters. In this work, two new hybrid carry select adders are proposed involving the carry select and section-carry based carry lookahead subadders with/without binary to excess 1 converters. Seven different carry select adders were implemented in Verilog HDL and their performances were analyzed under two scenarios, dual-operand addition and multioperand addition, where individual operands are of sizes 32 and 64-bits. In the case of dual-operand additions, the hybrid carry select adder comprising the proposed carry select and section-carry based carry lookahead configurations is the fastest. With respect to multioperand additions, the hybrid carry select adder containing the carry select and conventional carry lookahead or section-carry based carry lookahead structures produce similar optimized performance.
APA, Harvard, Vancouver, ISO, and other styles
8

Priya, Meshram, and Sarode Prof.Mamta. "Designing of Modified Area Efficient Square Root Carry Select Adder(SQRT CSLA)." Journal of Emerging Technologies and Innovative Research 2, no. 3 (2015): 530–33. https://doi.org/10.5281/zenodo.33087.

Full text
Abstract:
In the design of Integrated Circuits, The necessity of portable systems is increasing an area occupancy plays a vital role. Square Root Carry Select Adder (SQRT CSLA) is one of the fastest adders which is used in this data-processing processor to perform fast arithmetic functions. In this paper, an area-efficient square root carry select adder(SQRT CSLA design) by sharing Common Boolean logic term (CBL) is proposed The modified architecture has been developed using Binary to Excess-1 converter (BEC). Based on this modification 8-, 16-, 32-, and 64-b square-root CSLA (SQRT CSLA) architecture have been developed by using CBl. The proposed design has reduced area as well as power,but in this we study only for area with a slight increase in the delay.
APA, Harvard, Vancouver, ISO, and other styles
9

Priya, Meshram, and Sarode Prof.Mamta. "Design of Modified Area Efficient Square Root Carry Select Adder (SQRT CSLA)." International Journal of Industrial Electronics and Electrical Engineering, no. 4 (June 17, 2015): 216–19. https://doi.org/10.5281/zenodo.33098.

Full text
Abstract:
In the design of Integrated Circuits, The necessity of portable systems is increasing an area occupancy plays a vital role. Square Root Carry Select Adder (SQRT CSLA) is one of the fastest adders which is used in this data-processing processor to perform fast arithmetic functions. In this paper, an area-efficient square root carry select adder(SQRT CSLA design) by sharing Common Boolean logic term (CBL) is proposed The modified architecture has been developed using Binary to Excess-1 converter (BEC). Based on this modification 8-, 16-, 32-, and 64-b square-root CSLA (SQRT CSLA) architecture have been developed by using CBl. The proposed design has reduced area as well as power,but in this we study only for area with a slight increase in the delay.
APA, Harvard, Vancouver, ISO, and other styles
10

Saravanakumar, N., K. Sakthi Sudhan, K. N. Vijeyakumar, and S. Saranya. "Design and Implementation of Reduced Power Energy Efficient Binary Coded Decimal Adder." International Journal of Reconfigurable and Embedded Systems (IJRES) 8, no. 3 (2019): 185. http://dx.doi.org/10.11591/ijres.v8.i3.pp185-193.

Full text
Abstract:
<p>This paper presents a novel architecture for low power energy binary represented decimal addition. The proposed BCD adder uses Binary to Excess Six Converter (BESC) block for constant correction to adjusts binary outputs exceeding 9 to correct decimal values and exploits the inherent advantage of reduced delay and switching, due to elimination of long carry propagation in second stage addition as in conventional design and switching OFF of the BESC block for decimal outputs less than 9. The proposed BESC-BCD adder has been designed using VHDL code and synthesized using Altera Quartus II. Experimental results demonstrates that the proposed decimal adder can lead to significant power savings and delay reduction compared to existing BCD adders which is realised in better power-delay product(PDP) performance. For example the PDP saving of the proposed BESC-BCD adder for a 1 digit and 2 digit addition implementations are 11.6% and 16.05% respectively, compared to the best of the designs used for comparison.</p>
APA, Harvard, Vancouver, ISO, and other styles
More sources

Dissertations / Theses on the topic "Binary To Excess 1 Converter"

1

Kung, Wei Chang, and 魏振剛. "Excess Enthalpies for Binary Systems Containing 1-Octanol." Thesis, 2000. http://ndltd.ncl.edu.tw/handle/53076070755091226533.

Full text
Abstract:
碩士<br>國立臺灣科技大學<br>化學工程系<br>88<br>An isothermol flow microcalorimeter was utilized in this study to measure the excess enthalpies for the binary systems composed of 1-octanol + n-octane, + ethylbenzene, + anisole, + acetophenone, and + ethyl benzoate. Space the experiments were made at 298.15 K and 1atm. The magnitudes of the excess enthalpies follow the order of acetophenone > anisole > ethyl benzoate > ethylbenzene > n-octane. It is consistent with the dipole moments of the dissimilar components. The Redlich-Kister model correlated accurately the excess enthalpies. The Peng-Robinson (PR), the Patel-Teja (PT), and the Cubic Chain-of-Rotators (CCOR) equations of state were also employed to correlate the data. The calculated results from these three EOS were comparable when one adjustable binary interaction parameter was used. The improvements were substantial when two adjustable parameters were adopted in the CCOR EOS.
APA, Harvard, Vancouver, ISO, and other styles

Books on the topic "Binary To Excess 1 Converter"

1

Gokhale, U. M., and Prajakta Wasekar. High Performance Carry Select Adder Using Binary Excess Converter. GRIN Verlag GmbH, 2015.

Find full text
APA, Harvard, Vancouver, ISO, and other styles

Book chapters on the topic "Binary To Excess 1 Converter"

1

Arunakumari, S., K. Rajasekahr, S. Sunithamani, and D. Suresh Kumar. "Carry Select Adder Using Binary Excess-1 Converter and Ripple Carry Adder." In Lecture Notes in Electrical Engineering. Springer Nature Singapore, 2022. http://dx.doi.org/10.1007/978-981-19-2308-1_30.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Lyn, Poh Yuin, Nor Azlin Ghazali, Mohamed Fauzi Packeer Mohamed, and Muhammad Firdaus Akbar. "Design of Low-Power and Area-Efficient Square Root Carry Select Adder Using Binary to Excess-1 Converter (BEC)." In Proceedings of the 12th International Conference on Robotics, Vision, Signal Processing and Power Applications. Springer Nature Singapore, 2024. http://dx.doi.org/10.1007/978-981-99-9005-4_18.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Srividhya, G., T. Sivasakthi, R. Srivarshini, P. Varshaa, and S. Vijayalakshmi. "Enhanced and Efficient Carry Select Adder with Minimal Delay." In Advances in Parallel Computing. IOS Press, 2021. http://dx.doi.org/10.3233/apc210102.

Full text
Abstract:
In today’s digital world, Arithmetic computations have been evolved as a core factor in digital signal processors, micro-controllers, and systems using arithmetic and logical operations such as adders, multipliers, image processors, and signal processors. One of the elements that play an important role in performing arithmetic calculations is an adder. Among many adders, the Carry Select Adder produces less propagation delay. However, there may be an increased delay, power consumption, and area required in the case of a normal Carry Select Adder. To overcome the mentioned drawbacks, an improved model of Carry Select Adder has been designed that uses Binary to Excess – 1 Converter. Instead of using multiple blocks of Ripple Carry Adders (RCAs), it is efficient and effective if one of the blocks is replaced with Binary to Excess – 1 Converter. As a result, we can achieve a high speed adder with minimal delay, minimal power, and reduced area.
APA, Harvard, Vancouver, ISO, and other styles
4

K., Mohana Sundaram, Kavya Santhoshi B., and Chandrika V. S. "Battery Monitoring System and SOC Enhancement Analysis Using Artificial Intelligence Techniques." In Artificial Intelligence Applications in Battery Management Systems and Routing Problems in Electric Vehicles. IGI Global, 2023. http://dx.doi.org/10.4018/978-1-6684-6631-5.ch002.

Full text
Abstract:
A battery energy storage system (BESS) is generally used for storing the excess power produced from the solar PV panel and supplying the stored electrical energy whenever it is needed. The accurate estimation of the state of charge (SOC) of the battery is considered to be very essential for proper power management and reliable operation of the battery. SOC monitoring system for BESS based on probabilistic neural network (PNN) approach is proposed. The PV panel output voltage is enhanced and made distortion free by single ended primary inductance converter (SEPIC) with the assistance of PNN controller. The output thus obtained from the converter is used for many DC applications. The performance of the proposed battery monitoring model is evaluated by using MATLAB simulation.
APA, Harvard, Vancouver, ISO, and other styles
5

Bozorova, Dilbar T., Shukur P. Gofurov, Abdulmutallib M. Kokhkharov, Mavlonbek A. Ziyayev, Feruza T. Umarova, and Oksana B. Ismailova. "The Excess Refractive Indices of Some Organic and Inorganic Components." In Advanced Materials and Nano Systems: Theory and Experiment (Part-1). BENTHAM SCIENCE PUBLISHERS, 2022. http://dx.doi.org/10.2174/9789815050745122010009.

Full text
Abstract:
To reveal the concentration-dependent optical properties of aqueous, ethanol and toluene binary solutions, the refractometry method was used. The peak of refractive indices corresponds to formed heteromolecular complexes with a certain concentration. The bonds between the molecules formed in mixtures are also directly related to their chemical structure. The bonds that form between polar and non-polar compounds and also between polar protic and polar aprotic compounds are different. All solutions were measured in the concentration range ~0÷1 mole fraction at room temperature. In our work, we have shown that, along with Infrared and Raman spectroscopy, the refractometric method is effective for the determination of formed structures in mixtures.
APA, Harvard, Vancouver, ISO, and other styles
6

Gupta, Yogendra, and Sandeep Saini. "Thermometer to Gray Encoders." In Advances in Computer and Electrical Engineering. IGI Global, 2015. http://dx.doi.org/10.4018/978-1-4666-6627-6.ch013.

Full text
Abstract:
Analog to Digital Converter (ADC) is a key functional block in the design of mixed signal, system on chip, and signal processing applications. An optimized method for the direct conversion of analog signal to Gray code representation is presented. This eliminates the need for binary-to-Gray code conversion in many digital modulation techniques like M-PSK and M-QAM, which uses Gray coding representation to represent the symbols that are modulated. The authors design a low-power and high-speed Thermometer to Gray encoder for Flash ADC, as encoders have been widely utilized in high-performance critical applications which persistently impose special design constraints in terms of high-frequency, low power consumption, and minimal area. In this chapter, they propose a new circuit that converts the Thermometer code to Gray code and also yields minimized power.
APA, Harvard, Vancouver, ISO, and other styles
7

Levitsky, Anne Adele. "“Per vers o per chanso”." In Gender and Voice in Medieval French Literature and Song. University Press of Florida, 2021. http://dx.doi.org/10.5744/florida/9780813069036.003.0004.

Full text
Abstract:
This chapter analyzes the relationship between grammatical gender and social constructs of gender in Aimeric de Peguilhan’s Mangtas vetz sui enqueritz. It argues that Aimeric both employs Occitan grammar to challenge a socially constructed gender-binary system, and demonstrates one way in which the formation of normative gender roles was contested in medieval culture, through a consideration of the following: 1) Occitan grammatical treatises and the ways in which they describe the use of gender in the language, and 2) live performance of troubadour lyric poetry, and how performance of the lyric produces a vocalic excess that provides an important space for exploring the gendered identities of both Occitan grammar and the referents it describes. In part, Aimeric’s work is significant in that he demonstrates that grammatical gender of the noun used to label the genre of a song does not necessarily correspond with gendered sonic characteristics of that song, contrary to popular belief. Further, he locates the song’s tornadas as meaningful sites for the personification of song, and as places where vocalic excess is realized.
APA, Harvard, Vancouver, ISO, and other styles

Conference papers on the topic "Binary To Excess 1 Converter"

1

Ram, G. Challa, M. Venkata Subbarao, D. Ramesh Varma, and M. Prema Kumar. "Delay Enhancement of Wallace Tree Multiplier with Binary to Excess-1 Converter." In 2023 5th International Conference on Smart Systems and Inventive Technology (ICSSIT). IEEE, 2023. http://dx.doi.org/10.1109/icssit55814.2023.10061043.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Raavi, Srinith, and T. Satyanarayana. "Implementation of High-Speed Hybrid Carry Select Adder using Binary to Excess-1 Converter." In 2022 International Conference on Augmented Intelligence and Sustainable Systems (ICAISS). IEEE, 2022. http://dx.doi.org/10.1109/icaiss55157.2022.10010750.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Munawar, Muteen, Talha Khan, Muhammad Rehman, et al. "Low Power and High Speed Dadda Multiplier using Carry Select Adder with Binary to Excess-1 Converter." In 2020 International Conference on Emerging Trends in Smart Technologies (ICETST). IEEE, 2020. http://dx.doi.org/10.1109/icetst49965.2020.9080739.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Kesava, R. Bala Sai, B. Lingeswara Rao, K. Bala Sindhuri, and N. Udaya Kumar. "Low power and area efficient Wallace tree multiplier using carry select adder with binary to excess-1 converter." In 2016 Conference on Advances in Signal Processing (CASP). IEEE, 2016. http://dx.doi.org/10.1109/casp.2016.7746174.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Choudhary, Kuldeep, and Santosh Kumar. "Implementation of 3-bit binary to Excess-3 code converter using Mach-Zehnder interferometer." In SPIE OPTO, edited by Sonia M. García-Blanco and Gualtiero Nunzi Conti. SPIE, 2017. http://dx.doi.org/10.1117/12.2248711.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

KANG, JEONG WON, CHUNG HOON KWON, CHUL SOO LEE, and KI-PUNG YOO. "EXCESS MOLAR ENTHALPIES FOR BINARY SYSTEMS OF N-ALKANE +1-ALKANOL SYSTEMS AT 313.15 K." In Proceedings of the 4th International Conference. WORLD SCIENTIFIC, 2004. http://dx.doi.org/10.1142/9789812702623_0009.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Bankas, Edem Kwedzo. "A modified RNS-to-binary converter scheme for {22n+1− 1, 22n+1, 22n− 1} moduli set." In 2016 14th IEEE International New Circuits and Systems Conference (NEWCAS). IEEE, 2016. http://dx.doi.org/10.1109/newcas.2016.7604812.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Latha, M. V. N. Madhavi, Rashmi Ramesh Rachh, and P. V. Ananda Mohan. "An efficient residue-to-binary converter for the moduli set {2n−1−1, 2n+k, 2n−1}." In 2017 IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia). IEEE, 2017. http://dx.doi.org/10.1109/primeasia.2017.8280351.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Bankas, Edem Kwedzo, and Kazeem Alagbe Gbolagade. "An Efficient VLSI Design of Residue to Binary Converter Circuit for a New Moduli Set {22n, 22n–1 – 1, 22n–1 + 1}." In 2019 IEEE 4th International Conference on Integrated Circuits and Microsystems (ICICM). IEEE, 2019. http://dx.doi.org/10.1109/icicm48536.2019.8977140.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Pavaiyarkarasi, R., Mahisha B. M, Yashwini T. S, Keerthana S, and S. Udhayashankar. "High speed and low power 8 bits- Dadda Multiplier using Square root Carry Select Adder with Binary to Excess one Converter." In 2022 International Interdisciplinary Humanitarian Conference for Sustainability (IIHC). IEEE, 2022. http://dx.doi.org/10.1109/iihc55949.2022.10060190.

Full text
APA, Harvard, Vancouver, ISO, and other styles
You might also be interested in the extended bibliographies on the topic 'Binary To Excess 1 Converter' for particular source types:
Journal articles
We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!

To the bibliography