Log in

Relevant bibliographies by topics / Binary to Excess-1 CONVERTER(BEC) / Journal articles

To see the other types of publications on this topic, follow the link: Binary to Excess-1 CONVERTER(BEC).

Journal articles on the topic 'Binary to Excess-1 CONVERTER(BEC)'

Author: Grafiati

Published: 2 June 2025

Last updated: 31 July 2025

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the top 32 journal articles for your research on the topic 'Binary to Excess-1 CONVERTER(BEC).'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Browse journal articles on a wide variety of disciplines and organise your bibliography correctly.

1

B.BHUPAL and S.K.SATYANARAYANA. "Design and Simulation of Low Power and Area Efficient SQRT Carry Select Adder with Modified Binary to Excess-1 Converter." International Journal of Scientific Engineering and Technology Research 3, no. 44 (2014): 8927–32. https://doi.org/10.5281/zenodo.33084.

Full text

Abstract:

In the design of Integrated circuits, area occupancy and power consumption plays a vital role because of increasing necessity of portable systems. Carry Select Adder (CSLA) is a fast adder used in data processing processors for performing fast arithmetic functions. From the structure of the CSLA, it is clear that there is scope for reducing the area and power consumption in the CSLA. This work uses a simple and efficient transistor level modification of EX-OR gate used in BEC-1 converter to significantly reduce the area and power of the CSLA. Based on this modification 4, 8, 16-bit SQRT CSLA a

APA, Harvard, Vancouver, ISO, and other styles

2

M, Syed Mustafaa, Sathish M, Nivedha S, Magribatul Noora A K, and Safrin Sifana T. "Design of Carry Select Adder using BEC and Common Boolean Logic." Indian Journal of VLSI Design 1, no. 3 (2022): 5–9. http://dx.doi.org/10.54105/ijvlsid.c1205.031322.

Full text

Abstract:

Carry Select Adder (CSLA) is known to be the fastest adder among the conventional adder structure, which uses multiple narrow adders. CSLA has a great scope of reducing area, power consumption, speed and delay. From the structure of regular CSLA using RCA, it consumes large area and power. This proposed work uses a simple and dynamic Gate Level Implementation which reduces the area, delay, power and speed of the regular CSLA. Based on a modified CSLA using BEC the implementation of 8-b, 16-b, 32-b square root CSLA (SQRT CSLA) architecture have been developed. In order to reduce the area and po

APA, Harvard, Vancouver, ISO, and other styles

3

Syed, Mustafaa M., M. Sathish, S. Nivedha, Magribatul Noora A. K. Mohammed, and Sifana T. Safrin. "Design of Carry Select Adder using BEC and Common Boolean Logic." Indian Journal of VLSI Design (IJVLSID) 1, no. 3 (2022): 5–9. https://doi.org/10.54105/ijvlsid.C1205.031322.

Full text

Abstract:

Carry Select Adder (CSLA) is known to be the fastest adder among the conventional adder structure, which uses multiple narrow adders. CSLA has a great scope of reducing area, power consumption, speed and delay. From the structure of regular CSLA using RCA, it consumes large area and power. This proposed work uses a simple and dynamic Gate Level Implementation which reduces the area, delay, power and speed of the regular CSLA. Based on a modified CSLA using BEC the implementation of 8-b, 16-b, 32-b square root CSLA (SQRT CSLA) architecture have been developed. In order to reduce the area and po

APA, Harvard, Vancouver, ISO, and other styles

4

Priya, Meshram, and Sarode Prof.Mamta. "Designing of Modified Area Efficient Square Root Carry Select Adder(SQRT CSLA)." Journal of Emerging Technologies and Innovative Research 2, no. 3 (2015): 530–33. https://doi.org/10.5281/zenodo.33087.

Full text

Abstract:

In the design of Integrated Circuits, The necessity of portable systems is increasing an area occupancy plays a vital role. Square Root Carry Select Adder (SQRT CSLA) is one of the fastest adders which is used in this data-processing processor to perform fast arithmetic functions. In this paper, an area-efficient square root carry select adder(SQRT CSLA design) by sharing Common Boolean logic term (CBL) is proposed The modified architecture has been developed using Binary to Excess-1 converter (BEC). Based on this modification 8-, 16-, 32-, and 64-b square-root CSLA (SQRT CSLA) architecture ha

APA, Harvard, Vancouver, ISO, and other styles

5

Priya, Meshram, and Sarode Prof.Mamta. "Design of Modified Area Efficient Square Root Carry Select Adder (SQRT CSLA)." International Journal of Industrial Electronics and Electrical Engineering, no. 4 (June 17, 2015): 216–19. https://doi.org/10.5281/zenodo.33098.

Full text

Abstract:

In the design of Integrated Circuits, The necessity of portable systems is increasing an area occupancy plays a vital role. Square Root Carry Select Adder (SQRT CSLA) is one of the fastest adders which is used in this data-processing processor to perform fast arithmetic functions. In this paper, an area-efficient square root carry select adder(SQRT CSLA design) by sharing Common Boolean logic term (CBL) is proposed The modified architecture has been developed using Binary to Excess-1 converter (BEC). Based on this modification 8-, 16-, 32-, and 64-b square-root CSLA (SQRT CSLA) architecture ha

APA, Harvard, Vancouver, ISO, and other styles

6

E.Kumar, M.Surekha, B.Jagadeesh, P.Venkata Sai Ramakrishna, N.V.S.S Sujith, and B.Manjunadha. "Design and Implementation of Area Efficient 16-bit Carry Skip Adder." international journal of engineering technology and management sciences 7, no. 2 (2023): 339–44. http://dx.doi.org/10.46647/ijetms.2023.v07i02.041.

Full text

Abstract:

Adders are fundamental unit in many computer systems. One of the most efficient adder architectures in terms of delay and area is the carry-skip adder. In this paper an area efficient 16-bit carry-skip adder to achieve high speed and low area were designed. CSA is a rapid adder that is used in data processing systems to execute quick arithmetic operations. As a result, a Modified Carry Skip Adder (MCSA) is developed using a single Ripple Carry Adder (RCA) and a Binary to Excess-1 Converter (BEC) instead of twin RCAs to save size while sacrificing speed. The design is coded in VHDL and its area

APA, Harvard, Vancouver, ISO, and other styles

7

Ravichandran, S., M. Umamaheswari, and R. Benjohnson. "Design and Development of Revolve Rescheduling Technique for Hash Event Blake Overshadowing Carry Select Adder thru Binary to Excess Converter." Asian Journal of Computer Science and Technology 5, no. 2 (2016): 5–12. http://dx.doi.org/10.51983/ajcst-2016.5.2.1771.

Full text

Abstract:

Cryptographic hash events remain consumed broadly appearing in numerous concentrations mostly for the situation high-pitched hustle then safety. NIST prepared SHA- 3 struggle then the last ring-shaped contestants are BLAKE, KECCAK, SKEIN, JH THEN GROSTL. Amongst the five contestants enterprise besides planning of BLAKE remains evaluated in this manuscript. Hash event BLAKE remains the single-way cryptography which requires no key is consumed though referring and getting the communication. Inside the area of cryptography swiftness and privacy are the transactions. To achieve excessive swiftness

APA, Harvard, Vancouver, ISO, and other styles

8

Pallavi, Saxena, Purohit Urvashi, and Joshi Priyanka. "Design of Low Power, Area-Efficient Carry Select Adder." International Journal of Engineering Research & Technology 2, no. 10 (2013): 3582–86. https://doi.org/10.5281/zenodo.32569.

Full text

Abstract:

Design of low power and area-efficient logic systems forms an integral part and largest areas of research in the field of VLSI Design. Addition is the most fundamental arithmetic operation. In this paper, a low power, area-efficient carry select adder is proposed. CSA is one of the fastest adders used in dataprocessing systems to perform fast arithmetic operation. Secondly, structure of carry select adder is such that there is scope of reducing the area and power consumption. Thirdly, there is scope to reduce the area by using some add-one scheme. So, a Modified Carry Select Adder(MCSA) is des

APA, Harvard, Vancouver, ISO, and other styles

9

Pallavi, Saxena, Purohit Urvashi, and Joshi Priyanka. "Design of Low Power, Area-Efficient Carry Select Adder." International Journal of Engineering Research & Technology 2, no. 10 (2013): 3582–86. https://doi.org/10.5281/zenodo.33081.

Full text

Abstract:

Design of low power and area-efficient logic systems forms an integral part and largest areas of research in the field of VLSI Design. Addition is the most fundamental arithmetic operation. In this paper, a low power, area-efficient carry select adder is proposed. CSA is one of the fastest adders used in dataprocessing systems to perform fast arithmetic operation. Secondly, structure of carry select adder is such that there is scope of reducing the area and power consumption. Thirdly, there is scope to reduce the area by using some add-one scheme. So, a Modified Carry Select Adder(MCSA) is des

APA, Harvard, Vancouver, ISO, and other styles

10

A., Mounika, and Srinivasa Reddy K. "Designing and Performance Evaluation of Carry Select Adder." International Journal of VLSI System Design and Communication systems 3, no. 5 (2015): 0754–57. https://doi.org/10.5281/zenodo.48670.

Full text

Abstract:

In electronics, adder is a digital circuit that performs addition of numbers. To perform fast arithmetic operations, carry select adder (CSA) is one of the fastest adder in processor architectures. This paper presents a modified carry select adder(CSA) that operates at low power and proves more area and delay efficient. Validation of the logic is done through extensive simulations for measuring the power and delay. Simple and efficient gate level modification is used in order to reduce the area, delay and power of CSA.The result analysis shows that the proposed structure(CSA CBL) is better tha

APA, Harvard, Vancouver, ISO, and other styles

11

B Gowda, Ranjith, and R. M Banakar. "Design of high speed low power optimized square root BK adder." International Journal of Engineering & Technology 7, no. 2.12 (2018): 240. http://dx.doi.org/10.14419/ijet.v7i2.12.11289.

Full text

Abstract:

Adder is a basic building block in almost all the digital circuits used in todays digital world. Adders are used for address calculation, incrementing operation, table indices calculations and many other operations in digital processors. These operations require fast adders with reasonable design cost. Ripple carry adder (RCA) is the cheapest and most straight forward design but takes more computation time. For high speed applications Carry Look-ahead Adder (CLA) is preferred, but it has the limitation of increase in the total area of the design. Hence an adder which compromise between these t

APA, Harvard, Vancouver, ISO, and other styles

12

Balasubramanian, Padmanabhan, and Nikos Mastorakis. "Performance Comparison of Carry-Lookahead and Carry-Select Adders Based on Accurate and Approximate Additions." Electronics 7, no. 12 (2018): 369. http://dx.doi.org/10.3390/electronics7120369.

Full text

Abstract:

Addition is a fundamental operation in microprocessing and digital signal processing hardware, which is physically realized using an adder. The carry-lookahead adder (CLA) and the carry-select adder (CSLA) are two popular high-speed, low-power adder architectures. The speed performance of a CLA architecture can be improved by adopting a hybrid CLA architecture which employs a small-size ripple-carry adder (RCA) to replace a sub-CLA in the least significant bit positions. On the other hand, the power dissipation of a CSLA employing full adders and 2:1 multiplexers can be reduced by utilizing bi

APA, Harvard, Vancouver, ISO, and other styles

13

Priya, Meshram, Mahendra Mithilesh, and Jawarkar Parag. "Designed Implementation of Modified Area Efficient Enhanced Square Root Carry Select Adder." International Journal for Research in Emerging Science and Technology 2, no. 5 (2015): 96–99. https://doi.org/10.5281/zenodo.33092.

Full text

Abstract:

In the design of Integrated Circuits, area occupancy plays a vital role because of increasing the necessity of portable systems. Carry Select Adder (CSLA) is one of the fastest adders used in many data-processing processors to perform fast arithmetic functions. In this paper, an area-efficient carry select adder by sharing the common Boolean logic term (CBL) with BEC is proposed. After logic simplification and sharing partial circuit, only one XOR gate and one inverter gate in each summation operation as well as one AND gate and one inverter gate in each carry-out operation are needed. Based o

APA, Harvard, Vancouver, ISO, and other styles

14

Saranya, R., B. Paulchamy, K. Kalpana, V. V. Teresa, and P. Logamurthy. "Area-Delay-Power-Efficient GDI Architecture Select Adder to Carry." E3S Web of Conferences 616 (2025): 02005. https://doi.org/10.1051/e3sconf/202561602005.

Full text

Abstract:

The signal processing system is extremely popular in this day and age. All of the primary circuits in the digital signal processing system are built around the adder, which is the fundamental building block. Today’s needs for lowering the delay, space, and power consumption of adder circuits boost the overall efficiency of the system, propelling it to the next stage of technological development. Despite the fact that the Carry Select Adder (CSLA) takes up more space, it is being utilised in place of the ripple carry adder in order to reduce propagation delays. In other models, a Carry Select A

APA, Harvard, Vancouver, ISO, and other styles

15

Ramya . S, Sri Phani, and Nimmy Maria Jose. "A Low Power Binary to Excess-1 Code Converter Using GDI Technique." International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering 04, no. 01 (2015): 209–14. http://dx.doi.org/10.15662/ijareeie.2015.0401031.

Full text

APA, Harvard, Vancouver, ISO, and other styles

16

Sindhuri, K. Bala. "Implementation of Regular Linear Carry Select Adder with Binary to Excess-1 Converter." International Journal of Engineering Research 4, no. 7 (2015): 346–50. http://dx.doi.org/10.17950/ijer/v4s7/702.

Full text

APA, Harvard, Vancouver, ISO, and other styles

17

Swetha, Tarigoppula, Sravan K. Vittapu, Ravichand Sankuru, Balla Hindupriya, Bairagoni Anand, and Gangadi Chandra Vardhan Reddy. "Implementation of Area Efficient Carry Select Adder using Binary to Excess1 Code." Journal of VLSI Design and Signal Processing 9, no. 3 (2023): 29–36. http://dx.doi.org/10.46610/jovdsp.2023.v09i03.004.

Full text

Abstract:

Adders are widely used as essential parts in the design of digital integrated circuits. The Carry Select Adder (CSA) is unique among conventional adder topologies in that it operates quickly. There is a need for speedier arithmetic units as well as ones that use less power and take up less space as the mobile sector grows quickly. The Carry-Select method for adder design with carry propagation achieves a good trade-off between performance and cost. However, because it uses two ripple carry adders (RCA), the traditional CSA design still has a significant area overhead. A Binary to Excess-1 code

APA, Harvard, Vancouver, ISO, and other styles

18

Raman, Anjali, Chirukoti Anusha, Sucharitha C, Shaik Mohammed Rafi, and Fairooz SK. "Design of A Low Power 16- Bit CSLA Using Binary To Excess-1 Converter." International Journal of VLSI and Signal Processing 7, no. 2 (2020): 11–13. http://dx.doi.org/10.14445/23942584/ijvsp-v7i2p103.

Full text

APA, Harvard, Vancouver, ISO, and other styles

19

Dhandapani, Vaithiyanathan. "An efficient architecture for carry select adder." World Journal of Engineering 14, no. 3 (2017): 249–54. http://dx.doi.org/10.1108/wje-08-2016-0043.

Full text

Abstract:

Purpose Adders play a vital role in almost all digital designs, as all four arithmetic operations can be confined within addition. Hence, area and power optimization of the adders will result in overall circuit optimization. Being the fastest adder, the carry select adder (CSLA) gains higher importance among the different adder styles. However, it suffers from the drawback of increased power and area. The implementation of CSLA in digital circuits requires lots of study for optimization. Hence, to overcome this problem, various improvements were made to the CSLA structure to reduce area and, c

APA, Harvard, Vancouver, ISO, and other styles

20

Saravanakumar, N., K. Sakthi Sudhan, K. N. Vijeyakumar, and S. Saranya. "Design and Implementation of Reduced Power Energy Efficient Binary Coded Decimal Adder." International Journal of Reconfigurable and Embedded Systems (IJRES) 8, no. 3 (2019): 185. http://dx.doi.org/10.11591/ijres.v8.i3.pp185-193.

Full text

Abstract:

<p>This paper presents a novel architecture for low power energy binary represented decimal addition. The proposed BCD adder uses Binary to Excess Six Converter (BESC) block for constant correction to adjusts binary outputs exceeding 9 to correct decimal values and exploits the inherent advantage of reduced delay and switching, due to elimination of long carry propagation in second stage addition as in conventional design and switching OFF of the BESC block for decimal outputs less than 9. The proposed BESC-BCD adder has been designed using VHDL code and synthesized using Altera Quartus

APA, Harvard, Vancouver, ISO, and other styles

21

N., Saravanakumar, Sakthi Sudhan K., N. Vijeyakumar K., and Saranya S. "Design and implementation of reduced power energy efficient binary coded decimal adder." TELKOMNIKA Telecommunication, Computing, Electronics and Control 8, no. 3 (2019): 185–93. https://doi.org/10.11591/ijres.v8.i3.pp185-193.

Full text

Abstract:

This paper presents a novel architecture for low power energy binary represented decimal addition. The proposed BCD adder uses Binary to Excess Six Converter (BESC) block for constant correction to adjusts binary outputs exceeding 9 to correct decimal values and exploits the inherent advantage of reduced delay and switching, due to elimination of long carry propagation in second stage addition as in conventional design and switching OFF of the BESC block for decimal outputs less than 9. The proposed BESC-BCD adder has been designed using VHDL code and synthesized using Altera Quartus II. Exper

APA, Harvard, Vancouver, ISO, and other styles

22

S., Nithin, and Ramesh K.B. "Design of High Speed Carry Select Adder Using Kogge-Stone and Carry-Lookahead Adders." Recent Trends in Analog Design and Digital Devices 7, no. 3 (2024): 23–33. https://doi.org/10.5281/zenodo.13709580.

Full text

Abstract:

<em>The adder is acknowledged as the fundamental component in various arithmetic and logical operations. In efforts to enhance operational efficiency, the Carry Select Adder (CSLA) has been devised. By integrating multiple high-speed adder logics within a conventional CSLA framework, operational speed is further enhanced. This study presents the design of a hybrid CSLA that amalgamates the advantages of both Kogge Stone Adder and Look Ahead Adder (CLA) methodologies to achieve superior performance. Kogge Stone Adder, distinguished for its rapid carry generation, is incorporated to bolster spee

APA, Harvard, Vancouver, ISO, and other styles

23

Atías Adrián, Isabel C., Dario Vallauri, Z. Zhang, A. Chrysanthou, Bruno DeBenedetti, and Ignazio Amato. "Nanostructured TiC_1-X - TiB₂ Composites Obtained by Metastability Processing." Advanced Materials Research 15-17 (February 2006): 225–30. http://dx.doi.org/10.4028/www.scientific.net/amr.15-17.225.

Full text

Abstract:

Non-oxide ceramic nanostructured powders are synthesized through metastable transformation processing based on the Self-propagating High-temperature Synthesis (SHS) process followed by quenching. Binary systems like the investigated TiC–TiB2, when quenched from the liquid state give rise to metastable structures capable of being converted into a stable, fine-grained (nanocomposite) microstructure upon recrystallization by medium temperature treatments. A necessary condition is that the combustion temperature of the SHS reaction is higher than the eutectic temperature. A previous optimisation o

APA, Harvard, Vancouver, ISO, and other styles

24

Sathyanarayan, Pavitha Uppinakere, Mamtha Mohan, Sandeep Kakde, and Annam Karhik. "Efficient carry select 16-bit square root adder with complementary metal-oxide semiconductor implementation." Indonesian Journal of Electrical Engineering and Computer Science 26, no. 1 (2022): 172–83. https://doi.org/10.11591/ijeecs.v26.i1.pp172-183.

Full text

Abstract:

The adder is the maximum usually used mathematics block in programs inclusive of central processing unit (CPU) and virtual sign processing. As a result, it is important to expand a space-saving, low-strength, high-overall performance adder circuit. The hassle is diagnosed to layout mathematics sub structures with minimized strength dissipation, low area, and minimal time postpone of common-sense circuits. In conventional carry select adder (CSA), the time required to generate the sum output is less than other basic adder circuits but the principal difficulty is the location because the variety

APA, Harvard, Vancouver, ISO, and other styles

25

Shanaj Parvin, Most, and Md Ehsanul Haque. "Microrna Regulation of Nodule Zone-Specific Gene Expression In Soybean." Journal of Natural Products and Natural Products Synthesis 1, no. 1 (2021): 15–21. http://dx.doi.org/10.55124/jnns.v1i1.82.

Full text

Abstract:

Nitrogen is a paramount important essential element for all living organisms. It has been found to bea crucial structural component of proteins, nucleic acids, enzymes and other cellular constituents which are inevitable for all forms of life. In the atmosphere, the percentage of nitrogen is very high (N2, 78%) compared to other inorganic gases. However, most organisms have practically no direct access to this nitrogen. While plants can not directly uptake nitrogen from atmosphere, they are capable of assimilating other forms of nitrogen, for example ammonium (NH4+) and nitrate (NO3-). For agr

APA, Harvard, Vancouver, ISO, and other styles

26

N., Mahendran, and Vishwaja S. "Performance Analysis of High Speed Adder for DSP Applications." September 5, 2016. https://doi.org/10.5281/zenodo.1127172.

Full text

Abstract:

The Carry Select Adder (CSLA) is a fast adder which improves the speed of addition. From the structure of the CSLA, it is clear that there is opportunity for reducing the area. The logic operations involved in conventional CSLA and binary to excess-1 converter (BEC) based CSLA are analyzed to make a study on the data dependence and to identify redundant logic operations. In the existing adder design, the carry select (CS) operation is scheduled before the final-sum, which is different from the conventional CSLA design. In the presented scheme, Kogge stone parallel adder approach is used instea

APA, Harvard, Vancouver, ISO, and other styles

27

AntoBennet, M., S. Sankaranarayanan, V. BanuPriya, PJaya Pretheena, S. Yamini, and S. Supriya. "PERFORMANCE AND ANALYSIS OF LOW POWER, AREAEFFICIENT AND HIGH SPEED CARRYFAST ADDER." International Journal on Smart Sensing and Intelligent Systems 10, no. 4 (2017). https://doi.org/10.21307/ijssis-2017-268.

Full text

Abstract:

Carry Select Adder (CSLA) is one of the fastest adders used in many data-processing processors to perform fast arithmetic functions. From the structure of the CSLA, it is clear that there is scope for reducing the area and power consumption in the CSLA. This work uses a simple and efficient gate-level modification to significantly reduce the area and power of the CSLA. Based on this modification 8, 16,32,and 64-bit square-root CSLA (SQRT CSLA) architecture have been developed and compared with the regular SQRT CSLA architecture. The proposed design has reduced area and power as compared with t

APA, Harvard, Vancouver, ISO, and other styles

28

Priya, Ramesh Meshram. "Implementing Design of Modified Area Efficient Enhanced Square Root Carry Select Adder." International Journal for Engineering Applications and Technology, March 21, 2015. https://doi.org/10.5281/zenodo.33089.

Full text

Abstract:

In the design of Integrated Circuits, area occupancy plays a vital role because of increasing the necessity of portable systems. Carry Select Adder (CSLA) is one of the fastest adders used in many data-processing processors to perform fast arithmetic functions. In following paper, an area-efficient carry select adder by sharing the common Boolean logic term (CBL) is proposed. Based on this modification a new architecture has been developed and compared with the regular and modified Square-root CSLA (SQRT CSLA) architecture. The modified architecture has been developed using Binary to Excess-1

APA, Harvard, Vancouver, ISO, and other styles

29

Cheng, Wong Moon, and Mohd Rizal Arshad. "Power-Effective Vedic-Hierarchical Multiplier." International Journal of Integrated Engineering 3, no. 1 (2020). http://dx.doi.org/10.30880/ijie.2020.12.02.009.

Full text

Abstract:

The motivation of this project is to design a power effective multiplier without having much drawback in term of time constraint and area utilization. This is due to the overall power dissipation which increases in direct proportion to the increase in power density. The area and time constraint are considered as pertinent design parameters with the increase in market demand for high performance and complex portable systems. The current hierarchical multiplier designs suffer on long critical path and large area utilization. These parameters caused the hierarchical multiplier design to be less e

APA, Harvard, Vancouver, ISO, and other styles

30

"A Place and Power Effective Square Root Carry Choose Adder Design by 3t-Xor Gate and Typical Boolean Logic." International Journal of Innovative Technology and Exploring Engineering 8, no. 9S3 (2019): 565–68. http://dx.doi.org/10.35940/ijitee.i3111.0789s319.

Full text

Abstract:

The Fastest viper among snake that is standard is perceived as Carry pick viper (CSLA). This calls for effective CSLA understudies of territory, deferral and vitality of the framework. In this square is changed CSLA includes 3T-XOR entryway plan and average Boolean rationale (CBL) rearrangements. The 3 Transistor XOR door diminishes the measure of transistors inside the XOR entryway of this viper circuit and following the sane rearrangements we require only one Inverter and one OR door for summation and convey apportion that is operation. Through the multiplexer, we can discover the creation t

APA, Harvard, Vancouver, ISO, and other styles

31

"Design and analysis of partition technique based Dadda multiplier architecture." ARPN Journal of Engineering and Applied Sciences, March 21, 2025, 113–20. https://doi.org/10.59018/022523.

Full text

Abstract:

This paper combines two design strategies to speed up column compression multiplication using the Dadda algorithm: decomposing partial products into two sections so that they can be compressed individually in parallel columns and added more quickly using a ripple carry adder and a Binary to Excess-1 converter. This paper also proposes multiplexer based full adder and a half adder designs to optimize power dissipation and propagation delay. The proposed Dadda multiplier of size 8,16,32 and 64 is designed by employing proposed adder designs and is simulated and synthesized using Altera Quartus I

APA, Harvard, Vancouver, ISO, and other styles

32

Howarth, Anita. "A Hunger Strike - The Ecology of a Protest: The Case of Bahraini Activist Abdulhad al-Khawaja." M/C Journal 15, no. 3 (2012). http://dx.doi.org/10.5204/mcj.509.

Full text

Abstract:

Introduction Since December 2010 the dramatic spectacle of the spread of mass uprisings, civil unrest, and protest across North Africa and the Middle East have been chronicled daily on mainstream media and new media. Broadly speaking, the Arab Spring—as it came to be known—is challenging repressive, corrupt governments and calling for democracy and human rights. The convulsive events linked with these debates have been striking not only because of the rapid spread of historically momentous mass protests but also because of the ways in which the media “have become inextricably infused inside th

APA, Harvard, Vancouver, ISO, and other styles

We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!