Dissertations / Theses on the topic 'Capacitance converter'
Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles
Consult the top 27 dissertations / theses for your research on the topic 'Capacitance converter.'
Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.
You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.
Browse dissertations / theses on a wide variety of disciplines and organise your bibliography correctly.
Hay, Zoe M. "A Modified Multiphase Boost Converter with Reduced Input Current Ripple: Split Inductance and Capacitance Configuration." DigitalCommons@CalPoly, 2018. https://digitalcommons.calpoly.edu/theses/1913.
Full textLiu, Bo. "On-chip Touch Sensor Readout Circuit Using Sigma-delta Modulator Based Capacitance-to-Digital Converter." University of Akron / OhioLINK, 2017. http://rave.ohiolink.edu/etdc/view?acc_num=akron1450051321.
Full textElwakil, Ehab. "A new converter topology for high-speed high-starting-torque three-phase switched reluctance motor drive system." Thesis, Brunel University, 2009. http://bura.brunel.ac.uk/handle/2438/3009.
Full textSoares, Guilherme Márcio. "Capacitance reduction in off-line led drivers by using active ripple compensation techniques." Universidade Federal de Juiz de Fora (UFJF), 2017. https://repositorio.ufjf.br/jspui/handle/ufjf/6044.
Full textApproved for entry into archive by Adriana Oliveira (adriana.oliveira@ufjf.edu.br) on 2018-01-22T18:36:09Z (GMT) No. of bitstreams: 1 guilhermemárciosoares.pdf: 24810934 bytes, checksum: d538ec8cfbd6bb9363a5aa07343bda48 (MD5)
Made available in DSpace on 2018-01-22T18:36:10Z (GMT). No. of bitstreams: 1 guilhermemárciosoares.pdf: 24810934 bytes, checksum: d538ec8cfbd6bb9363a5aa07343bda48 (MD5) Previous issue date: 2017-11-18
CAPES - Coordenação de Aperfeiçoamento de Pessoal de Nível Superior
Este documento apresenta uma nova técnica para a minimização da ondulação de baixa frequência, típica de conversores para o acionamento de LEDs alimentados a partir da rede elétrica. Esta estratégia baseia-se na modulação em baixa frequência da razão cíclica do conversor de modo que a ondulação de corrente possa ser reduzida e, consequentemente, as capacitâncias de filtragem do conversor possam ser minimizadas. Esta técnica foi desenvolvida para a aplicação em conversores de malha única, como é o caso de conversores de estágio único ou mesmo dois estágios integrados. A modulação da razão cíclica é projetada de maneira que o comportamento de baixa frequência das principais variáveis do conversor seja alterado, permitindo uma redução da ondulação da corrente de saída ao custo de um incremento cotrolado no conteúdo harmônico da corrente de entrada. Duas possíveis metodologias para a implementação da técnica proposta são discutidas ao longo do trabalho. A primeira envolve a injeção de harmônicas específicas no sinal da razão cíclica do conversor através de ramos adicionais na estrutura de controle. Esta abordagem foi aplicada para projetar um controlador de LEDs baseado em um conversor flyback e também em uma topologia integrada baseada na conexão cascata de dois conversores Buck-boost. Este estudo inicial foi expandido para outros conversores e uma análise generalizada acerca da influência da modulação da razão cíclica no comportamento de controladores de LED alimentados a partir da rede elétrica é apresentada. A segunda metodologia para a implementação da compensação ativa da ondulação de baixa frequência do conversor é baseada na otimização de um controlador proporcional-integral a fim de que tal elemento influencie não só no comportamento dinâmico do circuito, mas também na característica de baixa frequência do conversor. Por fim são discutidas as principais contribuições da tese e algumas propostas para trabalhos futuros são apresentadas
This document presents a novel approach for low-frequency output current ripple minimization in off-line light-emitting diode (LED) drivers. This strategy is based on the large-signal modulation of the duty-cycle so that the output ripple can be reduced and, consequently, the required filtering capacitances of the converter can be somehow decreased. This technique is devised to be used on converters in which a single control loop is employed, such as off-line single-stage or integrated converters. The duty-cycle modulation is used to change the shape of the main waveforms of the converter, especially the input and output currents. This allows for a reduction of the output current peak-to-peak ripple while the harmonic content of the input current is increased but kept within the limits imposed by the IEC standard. Two methodologies for implementing the proposed technique are discussed along the text. The first one is related to the injection of harmonic components to the duty cycle signal by means of additional branches inserted in the conventional control structure. This approach was applied to design an off-line flyback-based LED driver and also a circuit based on the Integrated Double Buck-boost converter. This first study was expanded to other topologies and a generalized analysis regarding the impact of the duty cycle modulation on off-line converters is then presented. The second methodology for implementing the ripple compensation is based on the optimization of a proportional-integral controller so that this element is designed to influence not only in the dynamic behavior of the circuit, but also in its low-frequency characteristic. Finally, the main contributions of this work are discussed and the proposals for future works are presented.
Miri, Lavasani Seyed Hossein. "Design and phase-noise modeling of temperature-compensated high frequency MEMS-CMOS reference oscillators." Diss., Georgia Institute of Technology, 2010. http://hdl.handle.net/1853/41096.
Full textBonnin, Xavier. "Alimentation électrique des dispositifs de décharge à barrière diélectrique." Phd thesis, Toulouse, INPT, 2014. http://oatao.univ-toulouse.fr/13645/1/bonnin.pdf.
Full textKongpark, Patcharee. "Conditionnement de capteurs capacitifs dans des systèmes faible consommation." Thesis, Montpellier, 2016. http://www.theses.fr/2016MONTT251/document.
Full textNowadays, capacitive sensors are widely used in the measurement of physical quantities such as displacement, humidity, pressure, etc. This wide dissemination is mainly due to the development of MEMS technologies that have reduced their cost, size and consumption. To measure these capacitance changes, sensor electronic interfaces have been developed to obtain an exploitable electrical signal such as voltage, current, time, frequency or directly a digital output. It is in this framework that the aim of this thesis is positioned ; to study the feasibility of a capacitive measurement with digital output from an active bridge, an architecture developed and patented by the Design and Test Microsystems team of LIRMM for conditioning low power resistive sensors. The digital conversion used is a one-bit first-order Sigma-Delta modulation that is relatively easy to implement, and is well adapted to integration, low power consumption and realization of generic sensor interfaces. Two feedback architectures have been proposed: a resistive feedback and a capacitive. The theoretical results are compared with the results of simulations and measurements obtained from prototypes fabricated using a 0.35μm CMOS technology from Austria MicroSystem (AMS)
Liu, Ying. "Advanced control of photovoltaic converters." Thesis, University of Leicester, 2009. http://hdl.handle.net/2381/7660.
Full textMenke, Maikel Fernando. "Sistema eletrônico de alto fator de potência com entrada universal e controle de intensidade luminosa para o acionamento de leds." Universidade Federal de Santa Maria, 2016. http://repositorio.ufsm.br/handle/1/12299.
Full textEste trabalho apresenta o desenvolvimento de um driver para o acionamento de um módulo de LEDs de 100 W, destinado a iluminação de exteriores ou iluminação pública. De forma a compatibilizar as características do LED com o driver, diferentes funcionalidades e condições de operação são adicionadas ao sistema eletrônico desenvolvido. Para alcançar longa vida útil, o driver desenvolvido substituiu os capacitores eletrolíticos por capacitores de filme. No entanto, essa prática resulta em maiores ondulações da tensão de barramento, as quais são compensadas pelo estágio de controle da corrente dos LEDs. De modo a aumentar as funcionalidades do driver, o mesmo opera com tensão de entrada universal e controle da intensidade luminosa, sendo o sistema de controle do driver implementado de forma digital, aumentando consideravelmente sua flexibilidade. Após revisão da literatura, a qual objetivou avaliar as características das estruturas e topologias empregadas em drivers para LEDs, seleciona-se a estrutura de dois estágios independentes. O conversor buck-boost operando no modo de condução descontínuo de corrente é empregado no estágio de correção do fator de potência. Para o estágio de controle da corrente dos LEDs, utiliza-se o conversor CC/CC meia ponte ressonante LLC. Definida a estrutura topológica, bem como os conversores utilizados, o projeto dos elementos é desenvolvido, seguido da modelagem dinâmica e do projeto do sistema de controle de cada estágio. Resultados experimentais do driver com reduzida capacitância de barramento (25 μF) mostram a sua operação com tensão de entrada universal (85 – 265 VRMS) e controle de intensidade luminosa (100% − 30%). Verificou-se um alto fator de potência (> 0,94) em toda a faixa de operação, rendimento média-alto (> 82%), bem como reduzida modulação de intensidade luminosa (< 10%), estando em conformidade com a IEEE Std 1789-2015 e a IEC61000-3-2 Classe C.
Cai, Xinbo [Verfasser]. "Optimum Control of Electrical Drives and Power Converters : Computational Efficient Optimum Control for Three-Level-Inverters with DC-link Capacitance Balancing / Xinbo Cai." Düren : Shaker, 2021. http://d-nb.info/1233548417/34.
Full textCamponogara, Douglas. "Análise e projeto de uma topologia de dois estágios otimizada aplicada à iluminação pública com leds." Universidade Federal de Santa Maria, 2012. http://repositorio.ufsm.br/handle/1/8508.
Full textThis work presents the analysis and implementation of a connection between two power converters, applied to street lighting with LEDs. This connection is called optimized cascade. The main idea of this connection is the reduction of the processed energy by the second converter, increasing this way the system efficiency. Besides that, the electrolytic capacitor is eliminated, aiming the life-span increase of the converter. To do that, the capacitance is reduced, causing a low frequency ripple, which is compensated by the second converter. This way, it is possible to unify high eficiency with long life-span on this converter. Such characteristics are considered fundamentals on LED driver. To prove the idea, two prototypes were built, one based on feedback control scheme and the other on a feedback plus feedforward control scheme. Both had shown good results, however the feedback plus feedforward controller proved to be more effiective on the active compensation of the low frequency ripple. In the end, a comparison between the two most used topologies on LED driver with the optimized cascade was performed. The results had shown a possible application range, advantages e limitations of this idea.
Este trabalho apresenta a análise e implementação de uma conexão entre dois conversores de potência, com aplicação para iluminação pública com LEDs. Essa conexão foi chamada de cascata otimizada. A principal ideia dessa conexãoo é a minimização da energia processada pelo segundo conversor, aumentando assim a eficiência do sistema. Além disso, o capacitor eletrolítico é eliminado desta topologia com o intuito de aumentar a vida útil do sistema. Para tal, a capacitância é reduzida, sendo a ondulação de baixa frequência, proveniente de tal redução, compensada ativamente pelo segundo conversor. Com isso, é possível unir alta eficiência e durabilidade, características consideradas fundamentais em um driver para LEDs. Para provar a ideia, dois protótipos foram desenvolvidos, um baseado em controle feedback e o outro baseado na união de um controle feedback com feedforward. Ambos mostraram bons resultados, o entanto o controle feedback mais o feedforward mostrou-se mais eficaz na compensação ativa da ondulação de barramento. Por fim, uma comparação entre as duas topologias mais utilizadas em drivers para LED e a cascata otimizada foi realizada. Os resultados obtidos mostraram sua possível faixa de aplicação, bem como vantagens e limitações.
Camponogara, Douglas. "Desenvolvimento de topologias com redução do processamento redundante de energia para acionamento de leds." Universidade Federal de Santa Maria, 2015. http://repositorio.ufsm.br/handle/1/3690.
Full textThis work presents the research and development of a connection method for static converters, called Optimized Cascade, which aims to reduce the redundant power processing in multiple stage topologies for LED driving. An initial analysis of possible solutions available on the literature is conducted, where different kinds of solutions are demonstrated, their characteristics and how they can be classified. Afterward, an analysis of the general characteristics of the optimized cascade is presented, as well as the method employed to reduce the bus capacitance value. This reduction aims to replace the electrolytic capacitor for alternative technologies, in order to increase the lifespan of the LED driver. One of the inovations of this work is the proposal of a project methodology, focusing the conversion efficiency and the capacitance reduction. Besides that, a mathematical model of the optimized cascade was derived, so as to establish the impact of the bus voltage ripple on the LED current. From this model, it has been possible to determine parameters for choosing the best operating mode for the second stage and the estimation of capacitance reduction-. Also, some controllers were analyzed to control the PC stage, on which the resonant controller has been proposed for demanding projects, regarding the capacitance value and LED current ripple. Finally, two prototypes were mounted and tested, where an efficiency of thereabout 90% was get with a power factor of 0; 99, along with total compliance with the power quality parameters and flicker. In both prototypes film capacitors were employed, contributing to enhance the lifespan of the converter, making it compatible with LED lifespan.
Este trabalho apresenta o estudo e desenvolvimento de um método de conexão de conversores, chamado Cascata Otimizada, o qual visa reduzir o processamento redundante de energia em topologias de múltiplos estágios para acionamento de LEDs. Uma análise preliminar das soluções disponíveis atualmente na literatura acadêmica é realizada, na qual são demonstrados diferentes tipos de soluções, suas características e como podem ser classificadas. Em seguida, uma análise das características gerais da cascata otimizada é apresentada, bem como o método empregado para redução da capacitância de barramento. Tal redução visa a substituição de capacitores eletrolíticos por tecnologias alternativas, com o intuito do aumento da vida útil do driver. Uma das inovações deste trabalho é a proposição uma metodologia de projeto, com foco na eficiência e na redução da capacitância. Além disso, também foi elaborado um modelo matemático, de forma a determinar o impacto da ondulação da tensão no barramento sobre a corrente nos LEDs. A partir desse modelo, foi possível estabelecer parâmetros para a escolha do melhor modo de operação para o segundo estágio e estimação da redução do capacitor de barramento. Também foram analisados diversos controladores para o segundo estágio, sendo proposto o uso do controle ressonante para projetos mais exigentes com respeito ao valor do capacitor de barramento e da ondulação na corrente de saída. Por fim, dois protótipos foram montados e testados, obtendo uma eficiência de aproximadamente 90%, fator de potência de 0;99 e total observância aos parâmetros de qualidade de energia e flicker. Em ambos os protótipos foram empregados capacitores de filme, o que contribui para elevar a vida útil do conversor, compatibilizando-a com a vida útil da carga LED.
Мідик, Ігор-Михайло Володимирович. "Удосконалення методів та розроблення віртуального засобу оцінювання якості продукції овочівництва." Diss., Національний університет "Львівська політехніка", 2021. https://ena.lpnu.ua/handle/ntb/56735.
Full textBender, Vitor Cristiano. "Modelagem e acionamento de diodos orgânicos emissores de luz (OLEDs) para sistemas de iluminação." Universidade Federal de Santa Maria, 2015. http://repositorio.ufsm.br/handle/1/3691.
Full textThis thesis presents the study and characterization of organic light-emitting diodes (OLEDs) with the proposal of obtaining an equivalent model that is useful in the OLED driver design and in lighting systems projects. Initially, a literature review covering the operating principle and the constructive aspects of OLEDs is presented. From this, a model that integrates scale, photometrical, electrical and thermal aspects is proposed. This model is static and dynamic and is called EFET. A procedure for parameter identification of the model is proposed, jointly with an analysis of the intrinsic capacitance effect on the OLED electrical, thermal and photometrical performance. The proposed model is able to predict and simulate the OLED based lighting systems before building, saving time and cost. The model is validated using different OLED samples and conclusions are derived from the experimental validation and simulation results. An approach considering the dimming methods of OLEDs is presented, showing the chromatic impact caused by each method. Finally, an OLED driver based on the concept of switched capacitor converters is proposed. The thesis results are satisfactory and provide an enhancement to the state of the art in modeling and OLED driving.
A presente tese de doutorado apresenta o estudo e a caracterização de diodos orgânicos emissores de luz (OLEDs) com a proposta de um modelo equivalente que é útil no desenvolvimento de circuitos de acionamento e na análise de OLEDs, quando aplicados em sistemas de iluminação. Inicialmente, é apresentada uma revisão bibliográfica contemplando o princípio de funcionamento e os aspectos construtivos dos OLEDs. A partir disto, um modelo que integra os aspectos de escala, fotométricos, elétricos e térmicos é proposto. Esse modelo é denominado EFET e é dividido em estático e dinâmico. Uma proposta de procedimento para identificação dos parâmetros do modelo é apresentada, juntamente com a análise do efeito da capacitância intrínseca dos OLEDs no seu desempenho elétrico, térmico e fotométrico. Com o modelo proposto pode-se predizer e simular o comportamento dos OLEDs antes de construir o sistema de iluminação, reduzindo custos e tempo de desenvolvimento. O modelo é validado empregando diferentes amostras de OLEDs. Conclusões são obtidas a partir da validação experimental e de simulações empregando simuladores elétricos e da fluidodinâmica computacional através do método de elementos finitos. Uma abordagem considerando os métodos de ajuste da intensidade luminosa de OLEDs é apresentada, evidenciando o impacto cromático provocado por cada método. Por fim, um circuito de acionamento para OLEDs baseado no conceito de capacitores chaveados é proposto. Os resultados obtidos são satisfatórios e proporcionam um incremento ao estado da arte da modelagem e acionamento de OLEDs.
Zeng, Jyun-Syuan, and 曾焌鉉. "A Successive-Approximation Analog-to-Digital Converter with half capacitance." Thesis, 2013. http://ndltd.ncl.edu.tw/handle/18923140951377702775.
Full text國立清華大學
電機工程學系
101
Analog to digital converter are the essential bridge between nature world and digital world, and this thesis introduces a successive approximation analog to digital converter mainly used in the radar receiver, where the received RF signals are frequency-reduced after high-speed sampling, and then amplified by the baseband amplifier. The signals are then processed by the analog to digital converter and finally the converted digital signal to the computer for data analysis. In the thesis, we have proposed a successive approximation analog to digital converter, which has been greatly improved the capacitance matrix, making the size 50% less than traditional ones. The ADCs with monotonic structure capacitance matrix of different places are able to maintain the common-mode voltage, which is a huge benefit to avoid comparator from generating random offset voltages. The 10 bits in 20 million samples per second successive approximation analog to digital converter is implemented in a TSMC 65 nm CMOS process. The design is operated in 1V with ENOB 9.97 and perfect DNL, INL. The average power consumption is 620μW, and the average energy consumption is 30fJ each conversion.
Yong-HongHuang and 黃永宏. "Analysis and Implementation of Half-bridge Resonant Capacitance LLC converter." Thesis, 2013. http://ndltd.ncl.edu.tw/handle/05324576081032013613.
Full text國立成功大學
電機工程學系碩博士班
101
In this thesis, a half-bridge resonant capacitance switching network LLC converter is analyzed and implemented. The half-bridge resonant capacitors switching network is adopted to reduce the input current ripple. The resonant capacitors and the input capacitors are integrated so that the components can be reduced. Two transformers are connected in series on the primary side and in parallel on the secondary side, thus the voltage stress and current stress is reduced. Since the voltage and current are automatically balanced between two transformers so that their power capacity is balanced. The operating principle is analyzed, the equivalent circuit of the resonant tank is analyzed, and some important parameters are designed. Finally, a LLC half-bridge resonant converter with 400V input voltage, 24V/600W output is implemented to verify the feasibility and effectiveness of the proposed LLC converter.
Lin, Jhao-Huei, and 林昭輝. "All Digital Capacitance Calibration for Successive-Approximation Register Analog-to-Digital Converter." Thesis, 2018. http://ndltd.ncl.edu.tw/handle/btzwa7.
Full text國立臺灣大學
電子工程學研究所
106
This thesis presents a 12-bit 1 MS/s high power-efficient successive approximation register (SAR) analog-to-digital converter (ADC) with 0.7V supply voltage. By using detect-and-skip (DAS) algorithm, the capacitive digital-to-analog converter (DAC) switching power can be reduced. To be more power-efficient, the unit capacitance can shrink to decrease the DAC switching power largely. There is a bottleneck of weight compensation when the ADC takes the DAS algorithm to switch DAC. The weight-split compensation (WSC) can overcome this bottleneck perfectly. In the calibration mode, the reconfigurable redundancy can resolve the problem of the comparator offset. In addition, the Vcm-based tracking switching can enhance the resolution to decrease the calibration converge time. The propose ADC is fabricated using a 40-nm CMOS process. It consumes 2.47 W from a 0.7-V supply at a conversion-rate of 1 MS/s. After foreground calibration, the measured DNL and INL are +0.61/-0.57 and +0.93/-0.92 LSB. The measured SNDR and SFDR are at 66.54 dB and 89.55 dB, respectively. The ENOB performance is 10.75 b, which is equivalent to a Walden and Schreier figure-of-merit of 1.47 fJ/conversion-step and 179.6 dB, respectively.
Omran, Hesham. "Energy-Efficient Capacitance-to-Digital Converters for Low-Energy Sensor Nodes." Diss., 2015. http://hdl.handle.net/10754/582481.
Full textCheng, Chun-Tse, and 鄭鈞澤. "A 10-bit 20-MS/s Successive-Approximation Analog-to-Digital Converter with Low Capacitance Loading." Thesis, 2014. http://ndltd.ncl.edu.tw/handle/jzkwbj.
Full text國立高雄應用科技大學
電子工程系碩士班
102
This thesis presents the design of a 10-bit 20-MS/s successive-approximation (SAR) analog-to-digital converter (ADC). The comparator-based switched capacitor (CBSC) amplifier circuit and an active charge transferring structure are proposed to reduce the capacitance loading and associating area, and thus the power consumption and manufacture cost are reduced. Moreover, we modified the control circuit to make the system tolerate a greater trigger error. The proposed ADC is simulated in a 0.18-μm CMOS process. The simulation results show that the effective number of bit (ENOB) is 9.78 bit and the power consumption is 1.323 mW at a supply voltage of 1.8 V with a sampling rate of 20 MS/s.
Chien-JungChen and 陳建榮. "A 10-bit 20-MS/s Successive-Approximation Analog-to-Digital Converter with Low Input Capacitance Characteristic." Thesis, 2011. http://ndltd.ncl.edu.tw/handle/89406553348172647647.
Full textLi, Chih Hong, and 李志鴻. "A Low Power Capacitance-to-Digital Converter of Capacitive Type Gas Sensors for an Electronic Nose System." Thesis, 2015. http://ndltd.ncl.edu.tw/handle/18454204688075384811.
Full text國立清華大學
電機工程學系
103
Imitating biomechanism of animals makes people to improve the world. The biomechanism of human is the most complexity but the most suitable for ourselves. Many odors are not safe for human to smell, such as poisonous and exhausted gases. In addition, olfaction is different from one person to others. Compare to the traditional gas detection instrument, an electronic nose (E-nose) system has various advantages including small chip size, low cost, low power dissipation, quantization of olfaction, and the capability of being exposed to dangerous gases. Therefore, it can be applied to quality control of foods, environmental monitoring, pollution measurement and disease diagnosis, etc. E-nose system is composed of a gas sensor array, a signal acquisition circuit and a pattern recognition system. Conducting polymer sensor is one of the chemical gas sensors. It has the advantages of working at room temperature, high sensitivity, and its mechanism is simple, which would be suitable for portable devices. However, the sensor capacitance could be easily affected by temperature, humidity, and background odors. In addition, the capacitance of each sensor in the sensor array are not the same after deposition of different sensing materials. Therefore, an capacitance-to-digital converter with switched-capacitor amplifier and successive approximation register analog-to-digital converter is presented in this article. Switched-capacitor convert the capacitance to voltage and changing the capacitance measurement range by selecting 4 set of reference capacitors and voltages. And analog-to-digital converter transfer the voltage to digital output for computer analysis. The prototype is implemented with TSMC 0.18 μm 1P6M process. The prototype operated at 0.7 V and measurement time is 0.25 ms. The effective number of bits are 8.35 bits, and the figure of merit is 168 fJ/step.
YANG, JYUN-JIE, and 楊竣傑. "A Interdigitater Extended CMOS-MEMS Capacitive Sensing System with Bypass Successive Approximation Register Capacitance to Digital Converter Readout." Thesis, 2019. http://ndltd.ncl.edu.tw/handle/t79443.
Full text國立中正大學
電機工程研究所
107
A pressure sensing system consisting of the MEMS pressure sensor and the readout circuits on a single chip by CMOS MEMS technology is presented. In-house wet etching post process is used to release the MEMS structure. Pressure signal is converted into capacitance value by the proposed on-chip MEMS capacitive sensor then digitized by an Bypass Successive-Approximation-Register Capacitance to Digital Converter(Bypass SAR CDC) .Parasitic capacitance, noise and area of sensing system is greatly reduced by the integration of capacitive sensor and CDC on a single chip. The proposed Bypass SAR CDC is composed of a Interdigitater Extended CMOS MEMS Pressure Sensor, a Bypass Comparator and Bypass Control Logic; The sensor parallel plate capacitance structure is combined with interdigitated structure to increase the unit capacitance value, and increase the sensitivity of the sensor using an extended architecture. Place this sensor on a capacitor array in the Bypass SAR CDC. Hence, when the sensing capacitance changes, it will produce voltage drift. Then the system will track the voltage drift and generate output digital codes. In addition, Bypass SAR CDC can automatically adjust the power according to the ICP input signal size to achive power optimization performance. The sensitivity and sensing range of MEMS capacitive sensor are 53.25 pF/Mpa and 0-40kPa, respectively. The prototype chip is fabricated using the UMC 0.18μm 1P6M CMOS technology with an area of 1.5*1.5〖mm〗^2, 0.9μW/1.62μW(Bypass/no Bypass) power consumption and FoM 0.1 7pJ/step (Bypass) 0.307 pJ/step (no Bypass). Keywords: MEMS, capacitive sensor, sensor readout, Bypass SAR CDC
Javed, Gaggatur Syed. "Integrated Interfaces for Sensing Applications." Thesis, 2016. http://hdl.handle.net/2005/2914.
Full textAlhoshany, Abdulaziz. "Energy-Efficient Capacitance-to-Digital Converters for Smart Sensor Applications." Diss., 2017. http://hdl.handle.net/10754/626955.
Full textNaude, Tonya. "Procedure for determining the stray capacitance of a switching circuit node." Thesis, 2009. http://hdl.handle.net/10210/2174.
Full textThis study focuses its attention on conducted common mode EMI. Common mode current is the current that flows from an electrical circuit to a zero reference plane and back to the circuit again. It is known that the manner in which the common mode current flows is through stray capacitances that form between the electrical circuit and the zero reference. This study was aimed at developing a method to measure the value of the stray capacitance of a switching circuit. Determining the value of the stray capacitance by taking physical measurements on a circuit board is a challenge for a number of reasons, one of which is that great care should be taken not to add to the stray capacitance by means of the measuring equipment. By measuring the value of the stray capacitance, it will be possible to model the occurrence of Common Mode EMI better and more accurately. This could, in turn, lead to a reduction in EMI. Any body of an arbitrary shape, size and material exhibits a self-capacitance with respect to a zero reference frame. This principle, together with the principle of conservation of charge, also applies to electrical components, or circuits as a whole. The experimental work was performed on a buck DC-DC converter. The circuit was simplified to aid in analysis. By varying the value of an external capacitance and taking basic measurements, it is then possible to uniquely determine the absolute values of the self-capacitances. For every pair of external capacitance values placed in the circuit (of which one can be =0pF), a value for stray capacitance is calculated. Many data points were recorded with many different external capacitors in the circuit, resulting in a variety of stray capacitance values. In order to obtain a single value, a weighted mean of all the values was calculated. The values obtained in this proposed method of measuring the stray capacitance compares well with that obtained using the Finite Element Method. The advantage of the method presented here is that the self-capacitances are determined under the actual operational conditions, no specialised equipment is required and no unique handling of parasitics is needed. The method relies on very simple measurements and no complex data manipulations are required.
Hwang, Jae-Won George. "Control of AC-DC-AC converters with minimized DC link capacitance under grid harmonic distortion." 2007. http://link.library.utoronto.ca/eir/EIRdetail.cfm?Resources__ID=452840&T=F.
Full textSantos, Ângelo Emanuel Neves dos. "Design and simulation of a smart bottle with fill-level sensing based on oxide TFT technology." Master's thesis, 2016. http://hdl.handle.net/10362/19593.
Full text