Log in

Relevant bibliographies by topics / Carry Bypass Adder

Contents

Journal articles
Book chapters
Conference papers

Academic literature on the topic 'Carry Bypass Adder'

Author: Grafiati

Published: 2 June 2025

Last updated: 31 July 2025

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the lists of relevant articles, books, theses, conference reports, and other scholarly sources on the topic 'Carry Bypass Adder.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Journal articles on the topic "Carry Bypass Adder"

1

Maroju, SaiKumar, and P. Samundiswary Dr. "Design and Performance Analysis of Various Adders using Verilog." International Journal of Computer Science and Mobile Computing 2, no. 9 (2013): 128–38. https://doi.org/10.5281/zenodo.32564.

Full text

Abstract:

Adders are one of the most widely digital components in the digital integrated circuit design and are the necessary part of Digital Signal Processing (DSP) applications. With the advances in technology, researchers have tried and are trying to design adders which offer either high speed, low power consumption, less area or the combination of them. In this paper, the design of various adders such as Ripple Carry Adder (RCA), Carry Skip Adder (CSkA), Carry Increment Adder (CIA), Carry Look Ahead Adder (CLaA), Carry Save Adder (CSA), Carry Select Adder (CSlA), Carry Bypass Add

APA, Harvard, Vancouver, ISO, and other styles

2

Waqar Bhat, Mohammad, and Dr Kiran V. "High-Speed 16-bit Carry Bypass Adder Design." International Journal of Research and Review 9, no. 11 (2022): 74–78. http://dx.doi.org/10.52403/ijrr.20221112.

Full text

Abstract:

Adders are one of the most significant blocks in a logical arithmetic unit. These are employed in a wide range of applications, from incrementing the value of a program variable to high-speed applications such as video-encoding, digital-signal. There are various adders with varying propagation delays. As a result, selecting an efficient adder is critical for system performance. This research compares the latency of several 16 bit adders that are available. The delay of logic gates in 180nm technology has been quantitatively modelled utilizing logical effort. The delay is then utilized to calcu

APA, Harvard, Vancouver, ISO, and other styles

3

Rizwan, Shaik, and Shaik Rasool. "FPGA Implementation of Reconfigurable FIR Filter using Carry Bypass Adder." IJARCCE 7, no. 11 (2018): 46–51. http://dx.doi.org/10.17148/ijarcce.2018.71109.

Full text

APA, Harvard, Vancouver, ISO, and other styles

4

Rizwan, Shaik, and Shaik Rasool. "FPGA Implementation of Reconfigurable FIR Filter using Carry Bypass Adder." IJARCCE 7, no. 11 (2018): 46–51. http://dx.doi.org/10.17148/ijarcce.2018.7119.

Full text

APA, Harvard, Vancouver, ISO, and other styles

5

Reddy, Kasarla, and Hosahally Suresh. "A Low Power VLSI Implementation of Reconfigurable FIR Filter Using Carry Bypass Adder." International Journal of Intelligent Engineering and Systems 11, no. 2 (2018): 225–36. http://dx.doi.org/10.22266/ijies2018.0430.25.

Full text

APA, Harvard, Vancouver, ISO, and other styles

6

B R, Mr Chethan, T. S. Samarth, Praveen T R, Vishwas V S, and Mruthyunjaya S D. "Floating Point Multiplier using High Performance Adders and Multipliers." INTERANTIONAL JOURNAL OF SCIENTIFIC RESEARCH IN ENGINEERING AND MANAGEMENT 08, no. 12 (2024): 1–7. https://doi.org/10.55041/ijsrem39447.

Full text

Abstract:

This paper presents a high-performance floating- point multiplier designed using advanced adder and multiplier architectures to enhance computational efficiency and speed for FPGA-based applications. The design employs Carry Bypass Adder (CBA) and Kogge-Stone Adder (KSA) to optimize partial product accumulation, along with Wallace Tree and Systolic Multiplier architectures for efficient parallel multiplication. Implemented in compliance with the IEEE 754 single-precision floating-point standard, the proposed multiplier is synthesized and simulated using the Vivado design suite. Comprehensive a

APA, Harvard, Vancouver, ISO, and other styles

7

Bentipalli Sekhar, G Appala Naidu, and K. Babulu. "Optimised Implementation of Adaptive Rns Using Power-Aware CRT." International Journal of Maritime Engineering 1, no. 1 (2024): 499–508. http://dx.doi.org/10.5750/ijme.v1i1.1380.

Full text

Abstract:

In order to get an efficient comprehensive analysis on Doppler estimation in RADAR; need an enhanced arithmetic formulation procedure for density, power and latency optimisations. Modular adders and multipliers are very crucial components in the performance of residue number system-based applications. The Residue Number System (RNS) is a non-positional number system that allows parallel computations without transfers between digits. However, some operations in RNS require knowledge of the positional characteristic of a number. Among these operations is the conversion from RNS to the positional

APA, Harvard, Vancouver, ISO, and other styles

8

Murthy, C. Srinivasa, and K. Sridevi. "Optimized DA-reconfigurable FIR filters for software defined radio channelizer applications." Circuit World 47, no. 3 (2021): 252–61. http://dx.doi.org/10.1108/cw-11-2020-0332.

Full text

Abstract:

Purpose In this paper, the authors present different methods for reconfigurable finite impulse response (RFIR) filter design. Distributed arithmetic (DA)-based reconfigurable FIR filter design is suitable for software-defined radio (SDR) applications. The main contribution of reconfiguration is reuse of registers, multipliers, adders and to optimize various parameters such as area, power dissipation, speed, throughput, latency and hardware utilizations of flip-flops and slices. Therefore, effective design of building blocks will be optimized for RFIR filter with all the above parameters. Desig

APA, Harvard, Vancouver, ISO, and other styles

9

Perri, S., P. Corsonello, F. Pezzimenti, and V. Kantabutra. "Fast and energy-efficient Manchester carry-bypass adders." IEE Proceedings - Circuits, Devices and Systems 151, no. 6 (2004): 497. http://dx.doi.org/10.1049/ip-cds:20040807.

Full text

APA, Harvard, Vancouver, ISO, and other styles

10

Zong, Chi. "A Way to Optimize Delay of Carry-Skip Adders by Using Blocks of Variable Sizes." Highlights in Science, Engineering and Technology 71 (November 28, 2023): 243–48. http://dx.doi.org/10.54097/hset.v71i.12701.

Full text

Abstract:

As one of the most common operational modules in computer processors, the optimization of the propagation delay of adders has attracted extensive attention of researchers. This article proposes a method of optimizing the delay of carry-skip adders by using blocks of variable sizes. By increasing the sizes of the bypass stages gradually and then decreasing it stage by stage, keeping the delay of the first and last stage short, the total propagation delay is optimized. Compared with fixed size carry-skip adders, the delay of variable sizes carry-skip adders has a square root relationship with th

APA, Harvard, Vancouver, ISO, and other styles

More sources

Book chapters on the topic "Carry Bypass Adder"

1

Sreedharan, Akhilesh, and Chetan Vudadha. "Accuracy Reconfigurable Carry Bypass Approximate Adder as Co-processor to RISC-V." In Lecture Notes in Electrical Engineering. Springer Nature Singapore, 2024. http://dx.doi.org/10.1007/978-981-97-3756-7_24.

Full text

APA, Harvard, Vancouver, ISO, and other styles

Conference papers on the topic "Carry Bypass Adder"

1

Parimi, Sree Harsha, S. Mukilan, M. Govindaraja Chowdary, and T. Ravi. "Design and analysis of Carry Bypass Adder using CNTFET." In 2012 International Conference on Emerging Trends in Science, Engineering and Technology (INCOSET). IEEE, 2012. http://dx.doi.org/10.1109/incoset.2012.6513925.

Full text

APA, Harvard, Vancouver, ISO, and other styles

2

Joy, Mary Christina, Ansa Jimmy, Tony C. Thomas, and Manju I. Kollannur. "Modified 16 bit Carry Select and Carry Bypass Adder Architectures for High Speed Operations." In 2020 IEEE International Conference for Innovation in Technology (INOCON). IEEE, 2020. http://dx.doi.org/10.1109/inocon50539.2020.9298435.

Full text

APA, Harvard, Vancouver, ISO, and other styles

We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!