Log in

Relevant bibliographies by topics / Carry Select Ahead Adder (CSAA) / Journal articles

To see the other types of publications on this topic, follow the link: Carry Select Ahead Adder (CSAA).

Journal articles on the topic 'Carry Select Ahead Adder (CSAA)'

Author: Grafiati

Published: 2 June 2025

Last updated: 31 July 2025

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the top 37 journal articles for your research on the topic 'Carry Select Ahead Adder (CSAA).'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Browse journal articles on a wide variety of disciplines and organise your bibliography correctly.

1

Simarpreet, Singh Chawla, Aggarwal Swapnil, Anshika, and Goel Nidhi. "Design and Analysis of a High Speed Carry Select Adder." International Daily journal, Discovery Publication 44, no. 201 (2015): 33–39. https://doi.org/10.5281/zenodo.32686.

Full text

Abstract:

An optimal high-speed and low-power VLSI architecture requires an efficient arithmetic processing unit that is optimized for speed and power consumption. Adders are one of the widely used in digital integrated circuit and system design. High speed adder is the necessary component in a data path, e.g. Microprocessors and a Digital signal processor. The present paper proposes a novel high-speed adder by combining the advantages of Carry Look Ahead Adder (CLAA) and Carry Select Adder (CSA), devising a hybrid CSA. In the proposed adder, CSA uses CLAA technology to generate the carry bits for each

APA, Harvard, Vancouver, ISO, and other styles

2

Simarpreet, Singh Chawla, Aggarwal Swapnil, Anshika, and Goel Nidhi. "Design and Analysis of a High Speed Carry Select Adder." Discovery The International Daily journal 44, no. 201 (2015): 33–39. https://doi.org/10.5281/zenodo.33104.

Full text

Abstract:

An optimal high-speed and low-power VLSI architecture requires an efficient arithmetic processing unit that is optimized for speed and power consumption. Adders are one of the widely used in digital integrated circuit and system design.High speed adder is the necessary component in a data path, e.g. Microprocessors and a Digital signal processor. The present paper proposes a novel high-speed adder by combining the advantages of Carry Look Ahead Adder (CLAA) and Carry Select Adder (CSA), devising a hybrid CSA. In the proposed adder, CSA uses CLAA technology to generate the carry bits for each s

APA, Harvard, Vancouver, ISO, and other styles

3

S., Nithin, and Ramesh K.B. "Design of High Speed Carry Select Adder Using Kogge-Stone and Carry-Lookahead Adders." Recent Trends in Analog Design and Digital Devices 7, no. 3 (2024): 23–33. https://doi.org/10.5281/zenodo.13709580.

Full text

Abstract:

<em>The adder is acknowledged as the fundamental component in various arithmetic and logical operations. In efforts to enhance operational efficiency, the Carry Select Adder (CSLA) has been devised. By integrating multiple high-speed adder logics within a conventional CSLA framework, operational speed is further enhanced. This study presents the design of a hybrid CSLA that amalgamates the advantages of both Kogge Stone Adder and Look Ahead Adder (CLA) methodologies to achieve superior performance. Kogge Stone Adder, distinguished for its rapid carry generation, is incorporated to bolster spee

APA, Harvard, Vancouver, ISO, and other styles

4

Aritra, Mitra, Bakshi Amit, Sharma Bhavesh, and Didwania Nilesh. "Design of a High Speed Adder." International Journal of Scientific & Engineering Research 6, no. 4 (2015): 918–21. https://doi.org/10.5281/zenodo.33243.

Full text

Abstract:

In this paper we have compared different addition algorithms such as Ripple Carry Adder, Carry Save Adder, Carry Select Adder, Carry Look Ahead Adder & Kogge Stone Adder for different performance parameters i.e. Area Utilization, Speed of operation and Power Consumption. A high speed Adder is then designed by merging Kogge Stone & Carry Select Algorithms. The circuits have been designed using Verilog HDL & Synthesize using TSMC 180 nm standard cell. The performance parameters are obtained with the help of Cadence Encounter RTL Compiler.

APA, Harvard, Vancouver, ISO, and other styles

5

Lavanya, P., B. Chinna Rao, and T. Vishnu Murty. "High Efficient Carry Select Adder using Zero Carry Look Ahead Adder." International Journal of Engineering Trends and Technology 18, no. 1 (2014): 42–46. http://dx.doi.org/10.14445/22315381/ijett-v18p208.

Full text

APA, Harvard, Vancouver, ISO, and other styles

6

Corsonello, P., S. Perri, and G. Cocorullo. "Hybrid carry-select statistical carry look-ahead adder." Electronics Letters 35, no. 7 (1999): 549. http://dx.doi.org/10.1049/el:19990375.

Full text

APA, Harvard, Vancouver, ISO, and other styles

7

Nikhita, Matti*1 Rohini Hongal 2. R. B. Shettar 3. "PERFORMANCE ANALYSIS OF DIFFERENT N-BIT ADDERS USING REVERSIBLE LOGIC ON FPGA BOARD USING CHIPSCOPE." INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY 6, no. 8 (2017): 307–18. https://doi.org/10.5281/zenodo.843985.

Full text

Abstract:

In current scenario, high-performance chips releasing large amounts of heat impose practical limitation. Reversible circuits that conserve information, by uncomputing bits instead of throwing them away. Reversible logic design attracting more interest due to its low power consumption. The paper gives brief idea to build variety of n-bit adders like Ripple carry adder, Carry look ahead adder, Carry save adder, Carry skip adder and Carry select adder circuits using the basic reversible gate like Peres gate, TSG, MTS, Taffoli, HNG etc. The designed adders are verified using chipscope on FPGA plat

APA, Harvard, Vancouver, ISO, and other styles

8

Rashmi, B. K., J. Rohith, Suresh Mudaladavar Shreya, Hosageri Supreet, and P. Mattada Mahantesh. "Performance and analysis of different adder topologies." i-manager’s Journal on Electronics Engineering 14, no. 3 (2024): 31. http://dx.doi.org/10.26634/jele.14.3.20675.

Full text

Abstract:

This paper gives an overview of area, power, delay for four different 64-bit adders. The design metrics in VLSI are low area and delay alongside low power designs. Adder is one of the necessary components of almost every kind of digital and high- performance systems such as FIR filters, digital signal processors and microprocessors etc. Different types of adders are carry tree adder, carry save adder, carry look ahead adder and carry select adder. In this work we have designed, simulated and synthesized these adder topologies and compared the results in cadence tool.

APA, Harvard, Vancouver, ISO, and other styles

9

Haruehanroengra, Sansiri, and Wei Wang. "Efficient Design of QCA Adder Structures." Solid State Phenomena 121-123 (March 2007): 553–56. http://dx.doi.org/10.4028/www.scientific.net/ssp.121-123.553.

Full text

Abstract:

Optimizing arithmetic primitives such as quantum-dot cellular automata (QCA) adders is important for investigating high-performance QCA computers in this emerging nano-technological paradigm. In this paper, we demonstrate that QCA ripple carry adder and bit-serial adder designs actually outperform carry-look-ahead and carry-select adder designs because of the increase in required interconnects. Simulation results obtained by using the QCADesigner tool for the proposed adder designs are also presented.

APA, Harvard, Vancouver, ISO, and other styles

10

Maroju, SaiKumar, and P. Samundiswary Dr. "Design and Performance Analysis of Various Adders using Verilog." International Journal of Computer Science and Mobile Computing 2, no. 9 (2013): 128–38. https://doi.org/10.5281/zenodo.32564.

Full text

Abstract:

Adders are one of the most widely digital components in the digital integrated circuit design and are the necessary part of Digital Signal Processing (DSP) applications. With the advances in technology, researchers have tried and are trying to design adders which offer either high speed, low power consumption, less area or the combination of them. In this paper, the design of various adders such as Ripple Carry Adder (RCA), Carry Skip Adder (CSkA), Carry Increment Adder (CIA), Carry Look Ahead Adder (CLaA), Carry Save Adder (CSA), Carry Select Adder (CSlA), Carry Bypass Add

APA, Harvard, Vancouver, ISO, and other styles

11

Bhati, Satyandra, Neeraj Sharma, and Meetu Nag. "Performance Analysis of High Speed and Low Power Binary Adders." IOP Conference Series: Materials Science and Engineering 1224, no. 1 (2022): 012026. http://dx.doi.org/10.1088/1757-899x/1224/1/012026.

Full text

Abstract:

Abstract In all the arithmetic operations, addition is one of the most important and initial operations used in most of the mathematical equations. The operation is performed by many adders present in the digital world. These adders give us carries with preferred delay and power. The three main features like structure, logic, and compact circuit layout help design a better adder. This Paper aims to analyse and compare various additions for high-speed, low-power and fast calculation. The various adder designs seen in digital signal processing applications require computationally efficient addin

APA, Harvard, Vancouver, ISO, and other styles

12

Saini, Vikas K., Shamim Akhter, and Tanuj Chauhan. "Implementation, Test Pattern Generation, and Comparative Analysis of Different Adder Circuits." VLSI Design 2016 (June 8, 2016): 1–8. http://dx.doi.org/10.1155/2016/1260879.

Full text

Abstract:

Addition usually affects the overall performance of digital systems and an arithmetic function. Adders are most widely used in applications like multipliers, DSP (i.e., FFT, FIR, and IIR). In digital adders, the speed of addition is constrained by the time required to propagate a carry through the adder. Various techniques have been proposed to design fast adders. We have derived architectures for carry-select adder (CSA), Common Boolean Logic (CBL) based adders, ripple carry adder (RCA), and Carry Look-Ahead Adder (CLA) for 8-, 16-, 32-, and 64-bit length. In this work we have done comparativ

APA, Harvard, Vancouver, ISO, and other styles

13

Gurusamy, L., Muhammad Kashif, and Norhuzaimin Julai. "Design and Implementation of an Efficient Hybrid Parallel-Prefix Ling Adder Using 0.18micron CMOS Technology in Standard Cell Library." Applied Mechanics and Materials 833 (April 2016): 149–56. http://dx.doi.org/10.4028/www.scientific.net/amm.833.149.

Full text

Abstract:

This This paper addresses a novel technique in implementing hybrid parallel-prefix adder (HPA) incorporating prefix-tree structure with Carry Select Adder (CSEA). Ling’s algorithm is used to optimise the pre-processing blocks (white nodes) and intermediate Generate-Propagate blocks (Black nodes) of the prefix tree to minimise the congestion of wires which contributes to reduction in chip size and to improve performance. The resulting prefix-tree arrangement is then merged into a sequence of modified CSEA. Experimental results show that HPA has speed improvement of 62% and 13% power reduction i

APA, Harvard, Vancouver, ISO, and other styles

14

Balasubramanian, Padmanabhan, and Nikos E. Mastorakis. "High-Speed and Energy-Efficient Carry Look-Ahead Adder." Journal of Low Power Electronics and Applications 12, no. 3 (2022): 46. http://dx.doi.org/10.3390/jlpea12030046.

Full text

Abstract:

The carry look-ahead adder (CLA) is well known among the family of high-speed adders. However, a conventional CLA is not faster than other high-speed adders such as a conditional sum adder (CSA), a carry-select adder (CSLA), and the Kogge–Stone adder (KSA), which is the fastest parallel-prefix adder. Further, in terms of power-delay product (PDP) that characterizes the energy of digital circuits, the conventional CLA is not efficient compared to CSLA and KSA. In this context, this paper presents a high-speed and energy-efficient architecture for the CLA. Many adders ranging from ripple carry t

APA, Harvard, Vancouver, ISO, and other styles

15

Hossain, Muhammad Saddam, and Farhadur Arifin. "Design and Evaluation of a 32-bit Carry Select Adder using 4-bit Hybrid CLA Adder." AIUB Journal of Science and Engineering (AJSE) 20, no. 2 (2021): 1–7. http://dx.doi.org/10.53799/ajse.v20i2.119.

Full text

Abstract:

Adder circuits play a remarkable role in modern microprocessor. Adders are widely used in critical paths of arithmetic operation such as multiplication and subtraction. A Carry Select Adder (CSA) design methodology using a modified 4-bit Carry Look-Ahead (CLA) Adder has been proposed in this research. The proposed 4-bit CLA used hybrid logic style based logic circuits for Carry Generate (Gi) and Carry Propagate (Pi) functions in order to improve performance and reduce the number of transistor used. The modified 4-bit CLA is used as the basic unit for implementation of 32-bit CSA. The proposed

APA, Harvard, Vancouver, ISO, and other styles

16

Dhandapani, Vaithiyanathan. "An efficient architecture for carry select adder." World Journal of Engineering 14, no. 3 (2017): 249–54. http://dx.doi.org/10.1108/wje-08-2016-0043.

Full text

Abstract:

Purpose Adders play a vital role in almost all digital designs, as all four arithmetic operations can be confined within addition. Hence, area and power optimization of the adders will result in overall circuit optimization. Being the fastest adder, the carry select adder (CSLA) gains higher importance among the different adder styles. However, it suffers from the drawback of increased power and area. The implementation of CSLA in digital circuits requires lots of study for optimization. Hence, to overcome this problem, various improvements were made to the CSLA structure to reduce area and, c

APA, Harvard, Vancouver, ISO, and other styles

17

B Gowda, Ranjith, and R. M Banakar. "Design of high speed low power optimized square root BK adder." International Journal of Engineering & Technology 7, no. 2.12 (2018): 240. http://dx.doi.org/10.14419/ijet.v7i2.12.11289.

Full text

Abstract:

Adder is a basic building block in almost all the digital circuits used in todays digital world. Adders are used for address calculation, incrementing operation, table indices calculations and many other operations in digital processors. These operations require fast adders with reasonable design cost. Ripple carry adder (RCA) is the cheapest and most straight forward design but takes more computation time. For high speed applications Carry Look-ahead Adder (CLA) is preferred, but it has the limitation of increase in the total area of the design. Hence an adder which compromise between these t

APA, Harvard, Vancouver, ISO, and other styles

18

Ruiz, G. A., and M. Granda. "An area-efficient static CMOS carry-select adder based on a compact carry look-ahead unit." Microelectronics Journal 35, no. 12 (2004): 939–44. http://dx.doi.org/10.1016/j.mejo.2004.09.002.

Full text

APA, Harvard, Vancouver, ISO, and other styles

19

Mohsin, Syed, Rahul J. Gowda, Asha CN, and Sumalatha S. "Physical Design of 64-bit Multiplier and Accumulator (MAC) Unit Using Vedic Multiplier and CLA Adder." Journal of Electrical Engineering and Electronics Design 1, no. 1 (2023): 5–9. http://dx.doi.org/10.48001/joeeed.2023.115-9.

Full text

Abstract:

In digital signal processing, communication systems and many other applications, multiplier and accumulator units play a crucial role. This work presents an overview of 64-bit MAC Unit, where Vedic multiplier is used as multiplier unit and compared Carry select adders (CSA) and Carry look-ahead adder (CLA) which must be used for adder unit, accumulator unit consist of Parallel in parallel out (PIPO) shift registers. As a result, CLA adder to be more effective in terms of lower delay by comparing with other adders. The MAC Unit was modelled using Verilog-HDL, where its functional verification a

APA, Harvard, Vancouver, ISO, and other styles

20

Hasan, Mehedi, Muhammad Saddam Hossain, Abdul Hasib Siddique, Mainul Hossain, Hasan U. Zaman, and Sharnali Islam. "A high-speed 4-bit Carry Look-Ahead architecture as a building block for wide word-length Carry-Select Adder." Microelectronics Journal 109 (March 2021): 104992. http://dx.doi.org/10.1016/j.mejo.2021.104992.

Full text

APA, Harvard, Vancouver, ISO, and other styles

21

N B V V S S Mani Manjari and Dr. S V R K RAO. "High Throughput DWT Architecture for Signal Processing." International Journal of Scientific Research in Science and Technology 11, no. 4 (2024): 79–88. http://dx.doi.org/10.32628/ijsrst24114109.

Full text

Abstract:

The Discrete Wavelet Transform (DWT) is essential in signal processing systems because it is capable of accurately recording both frequency and time-domain features. Nevertheless, the computational intricacy of DWT presents notable obstacles to processing in real-time, particularly in circumstances with large data consumption. This study presents a VLSI technology designed to accelerate DWT processing utilizing CMOS gates. The goal is to improve throughput while maintaining area efficiency. The architecture utilizes parallelism and pipelining techniques to take use of the fundamental redundanc

APA, Harvard, Vancouver, ISO, and other styles

22

Prasanna, Mishra. "An Efficient Design of FSM Based 32-Bit Unsigned Pipelined Multiplier Using Verilog HDL." An Efficient Design of FSM Based 32-Bit Unsigned Pipelined Multiplier Using Verilog HDL 11, no. 1 (2023). https://doi.org/10.5281/zenodo.8031578.

Full text

Abstract:

This paper shows a modification to FSM based 32-bit pipelined multiplier. It uses carry look ahead adders (CLA’s) and Carry Select Adders (CSA) in place of ripple carry adders (RCA’s) in 32-bit FSM based pipelined multiplier for reducing the carry propagation delay. The proposed hardware design is based on shift and add algorithm for multiplication process.

APA, Harvard, Vancouver, ISO, and other styles

23

Mr., Vijay V. Gotmare, and Pankaj Agarwal Dr. "Design of High-Speed Hybrid Carry Select Adders using VHDL." Journal of Information, Knowledge and Research in Electronics and Communication, March 1, 2016, 1251–53. https://doi.org/10.5281/zenodo.46809.

Full text

Abstract:

Carry select adder (CSA) is a square-root time high-speed adder. CSA is one of the fastest adders used in many data processing systems to perform fast arithmetic operations. In this project we propose to design hybrid carry select adders with a focus on high speed. CSA is a compromise between the longer delay Ripple carry adder (RCA) and the shorter delay Carry look-ahead adder (CLA). Conventionally carry select adders are realize using the full adders and 2:1 multiplexers. On the other hand hybrid carry select adders involve a combination of carry select and carry look-ahead adders.In this wo

APA, Harvard, Vancouver, ISO, and other styles

24

Srivalli, K., Medha G H, Meghna K P, Mohan Kumar A, and Darshan Halliyavar. "COMPARISON AND ANALYSIS OF PERFORMANCE PARAMETERS OF BASIC ADDERS WITH SPARSE ADDER." International Journal of Engineering Applied Sciences and Technology 6, no. 3 (2021). http://dx.doi.org/10.33564/ijeast.2021.v06i03.023.

Full text

Abstract:

Adders play a vital role in the design of a digital system using VLSI (Very Large Scale Integration) technique. Adders are the basic building block of ALU (Arithmetic Logic Unit) which is an important component of a processor. In this paper we are comparing and analyzing the performance parameters of basic adders like Ripple Carry Adder, Carry Select Adder, Carry Look Ahead Adder, Parallel Prefix Adder along with sparse adder. The above mentioned adders are implemented using 90nm technology in Xilinx ISE 14.7 Suite.

APA, Harvard, Vancouver, ISO, and other styles

25

"Design of 32 Tap Finite Impulse Response Filter using Vedic Multiplier and KoggeStone Adder." International Journal of Recent Technology and Engineering 8, no. 2 (2019): 6138–41. http://dx.doi.org/10.35940/ijrte.b3731.078219.

Full text

Abstract:

32 tap FIR Filter is designed utilizing Vedic multiplier and Kogge stone adder. Effective performance is important for FIR Filter design due to increasing complexity. Two basic opertaions of FIR Filter are multiplication and addition. So, for multiplication, vedic multiplier is used and addition is performed by KS adder which is faster than other adders like Ripple carry adder, Look ahead carry adder, Carry select adder etc. K S adder is used to overcome problem of carry propagation. The objective is to minimize the propagation delay i.e increasing the speed of filter. Synthesis & simulati

APA, Harvard, Vancouver, ISO, and other styles

26

R, Ravikumar, Skanda Gargesh N, Manvith P, Nagarjuna S G, and Vanish B H. "Implementation and Comparison of Different Types of High Speed Adders." International Journal of Innovative Science and Research Technology, May 26, 2025, 1566–72. https://doi.org/10.38124/ijisrt/25may1617.

Full text

Abstract:

This paper presents the design and performance comparison of different high-speed adder architectures with a focus on optimizing delay, power consumption, and area utilization. A hybrid 128-bit adder is proposed by combining four popular adder types: Ripple Carry Adder (RCA), Carry Skip Adder (CSA), Carry Select Adder (CSLA), and Carry Look- Ahead Adder (CLA). Each adder is allocated to a specific segment of the 128-bit word based on its characteristics to improve overall performance. The design is implemented using SystemVerilog, simulated using Synopsys VCS, and synthesized for FPGA deployme

APA, Harvard, Vancouver, ISO, and other styles

27

Isaack, Adidas Kamanga. "Design Optimization of the 64-Bit Carry Look-Ahead Adder Based on FPGA and Verilog HDL." October 23, 2022. https://doi.org/10.5281/zenodo.7240586.

Full text

Abstract:

Adders are very useful electronic circuits for performing additions in different electronic devices. Adders can be found in computers, Digital Signal Processors (DSPs), graphic processors, and microprocessors. There exist different adder designsand sizes. Different sizes can handlea different number of bits at once. There are different adder topologies such as Ripple Carry Adder (RCA), Carry Save Adder, Carry LookAhead Adder (CLA), Carry Increment adder, Carry Skip Adder, Carry Bypass Adder, and Carry Select Adder. Fabrication area, power consumption, and critical path delay are the main desig

APA, Harvard, Vancouver, ISO, and other styles

28

"Architecture of 2X2 FIR Filter using Vedic Multiplier and Brent-Kung Adder." International Journal of Innovative Technology and Exploring Engineering 9, no. 5 (2020): 1638–42. http://dx.doi.org/10.35940/ijitee.e3070.039520.

Full text

Abstract:

This paper proposed, a 2X2 FIR filter which is based on the Brent-Kung adder and Vedic multiplier. A 2X2 FIR filter has been designed using Brent-Kung-Adder (BKA) and filter coefficient. Verilog platform and Xilinx 14.5 software. The BrentKung adder is much faster than the look ahead carry adder (LACD), carry select adder and ripple carry adder (RCA) and it is a parallel prefix adder. Lowarea and the power consumption in Brent-kung adder is also less as compared to various adders. Multiplication of a number using the Vedic multiplier is arithmetic key operation to be performed with low power c

APA, Harvard, Vancouver, ISO, and other styles

29

"An Efficient VLSI Design of 32X32 bit Multiplier using Wallace Tree Algorithm in Vivado HLS and Xilinx ISE Software using VHDL." International Journal of Innovative Technology and Exploring Engineering 9, no. 7 (2020): 490–95. http://dx.doi.org/10.35940/ijitee.g5299.059720.

Full text

Abstract:

Multiplier is the most basic component present in any digital system. These multipliers are mainly used in Digital Signal and Image Processing applications. In applications like image detection latest sophisticated algorithms like CNN are used which contains MAC units in their design. The multiplier used in MAC unit requires huge memory, offers high latency and consumes more power. There are many algorithms such as Combinational, Sequential and Array Multiplication Algorithms which helps in designing Multiplier. The major drawback in all designs is circuit complexity. The problem of latency an

APA, Harvard, Vancouver, ISO, and other styles

30

Sengottaiyan, Senthil, Vadivel Subramaniam, Yuvaraja Thangavel, and Karthick Sekar. "Power Efficient Implementation of ECC Using LCSLA Based Dual Field Vedic Multiplier." Proceedings of the Bulgarian Academy of Sciences 76, no. 12 (2023). http://dx.doi.org/10.7546/crabs.2023.12.09.

Full text

Abstract:

The Elliptic Curve Cryptographic (ECC) technique is employed for security standards such as Security Key Management (SKM), digital signature, data authentication and so on. The ECC technique is capable of sequential and parallel mode processes through a unified design. It is used for both equally binary fields and prime fields of cryptosystems. The DMM structure has been developed using CSA. This adder requires a greater amount of Full Adder circuits, which occupy more area. To overcome this problem, this paper discusses four different methods, such as DMM-Optimized Carry Look Ahead Adder, DMM

APA, Harvard, Vancouver, ISO, and other styles

31

S, Lokesh. "A REVIEW OF LOW VOLTAGE AND LOW POWER CMOS ADDERS USING VLSI DESIGN IN VERILOG/VHDL." International Journal of Engineering Applied Sciences and Technology 6, no. 3 (2021). http://dx.doi.org/10.33564/ijeast.2021.v06i03.044.

Full text

Abstract:

The dominant portion of power dissipation in CMOS adder circuits, due to logic transitions, varies as the square of the supply, significant savings in power dissipation may be exacted by operating with reduced supply voltage. If the supply voltage is reduced while threshold voltage stays same, the noise margins will reduce. Addition is a crucial process because it usually involve carry ripple steps which must propagate a carry signal from each bit to it’s higher bit position. This results in a substantial circuit delay. The adder which lies in the crucial delay path will effectively determine

APA, Harvard, Vancouver, ISO, and other styles

32

Thamizharasan, V., and V. Parthipan. "Design of efficient binary multiplier architecture using hybrid compressor with FPGA implementation." Scientific Reports 14, no. 1 (2024). http://dx.doi.org/10.1038/s41598-024-58482-0.

Full text

Abstract:

AbstractIn signal processing applications, the multipliers are essential component of arithmetic functional units in many applications, like digital signal processors, image/video processing, Machine Learning, Cryptography and Arithmetic & Logical units (ALU). In recent years, Profuse multipliers are there. In that, Vedic multiplier is one of the high-performance multiplications and it is used to signal/image processing applications. In order to ameliorate the performance of this multiplier further, by proposed a novel multiplier using hybrid compressor. The proposed hybrid compressor-base

APA, Harvard, Vancouver, ISO, and other styles

33

-, Thakshak M. P., and Vijaya Prakash AM -. "Design and Implementation of VLSI Architecture for Power and Area Efficient MAC using Modified Booth Algorithm and Hybrid Adder." International Journal of Innovative Research in Engineering & Multidisciplinary Physical Sciences 12, no. 4 (2024). http://dx.doi.org/10.37082/ijirmps.v12.i4.231085.

Full text

Abstract:

This paper presents an area and power-efficient Multiply-Accumulate (MAC) unit architecture that integrates a modified Booth multiplier with a 16-bit hybrid adder and pipeline methodology, along with a Conditional gating technique. The modified Booth multiplier minimizes the number of partial products, optimizing power. and area efficiency. The hybrid adder, combining a 4-bit carry select adder and a 28-bit carry look-ahead adder, efficiently accumulates partial products and performs addition operations. The pipeline methodology is used to further boost performance by dividing the multiplicati

APA, Harvard, Vancouver, ISO, and other styles

34

Hasan, Mehedi, Sujan Chowdhury, Omar Faruqe, Arindom Chakraborty, Hasan U. Zaman, and Sharnali Islam. "Wide word‐length carry‐select adder design using ripple carry and carry look‐ahead method based hybrid 4‐bit carry generator." Engineering Reports, June 29, 2023. http://dx.doi.org/10.1002/eng2.12721.

Full text

APA, Harvard, Vancouver, ISO, and other styles

35

A, Kamaraj, J. Divya Bharathi, and R. Vishnu Chithra. "Area and power efficient FIR filter design in quantum cellular automata using competent adder." Engineering Research Express, December 5, 2024. https://doi.org/10.1088/2631-8695/ad9b07.

Full text

Abstract:

Abstract In the modern digital world, everything needs to be faster, smaller and efficient. Transistor size is shrinking day by day as per the statement of Moore’s Law. Also, the demand for effective device in every field is ever increasing. In this research work, an 8-tap FIR filter is being considered for the speech processing applications. In order to meet the circuit optimization, the quantum cellular automata have been chosen for the functional verification. The basic modules of FIR filter are Adders, Delay element and a multiplier. These basic elements are constructed using the majority

APA, Harvard, Vancouver, ISO, and other styles

36

Bhadavath, Kiran Kumar, and Z. Mary Livinsa. "An Optimized Retiming-based FIR Filter Architecture using Efficient Multipliers and Adders." Recent Advances in Electrical & Electronic Engineering (Formerly Recent Patents on Electrical & Electronic Engineering) 18 (July 10, 2025). https://doi.org/10.2174/0123520965352314250610113648.

Full text

Abstract:

Introduction: An efficient higher-order filter architecture is designed and implemented for ECG signal processing applications. To prune the latency of the architecture, the retiming technique is considered for the design of less memory type Finite Impulse Response (FIR) filter architecture. The optimized multipliers and adders are key blocks in the filter architecture to increase the latency and Power Consumption (PC). Method: In this regard, an optimized Radix-4 Booth Multiplier (RBM) is designed using a modified booth encoder and selector blocks along with the proposed improved version of S

APA, Harvard, Vancouver, ISO, and other styles

37

Arulkumar, M., and M. Chandrasekaran. "An Improved VLSI design of ALU based FIR Filter for Biomedical Image Filtering Application." Current Medical Imaging Formerly Current Medical Imaging Reviews 16 (August 17, 2020). http://dx.doi.org/10.2174/1573405616999200817101950.

Full text

Abstract:

Aim: FIR filter is the most widely used device in DSP applications, which is also applicable to integrate with image processing approaches. The ALU based FIR structure is applicable for various devices to increase the performance. The ALU design operation includes accumulation, subtraction, shifting, multiplication and filtering. Existing methods are designed with various multipliers like Wallace tree multiplier, DADDA multiplier, Vedic multiplier and adders like carry select adder, and carry look-ahead adder. Objective: The main objective is to reduce the area, delay and power factors since o

APA, Harvard, Vancouver, ISO, and other styles

We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!