Academic literature on the topic 'Circuiti analogici'
Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles
Consult the lists of relevant articles, books, theses, conference reports, and other scholarly sources on the topic 'Circuiti analogici.'
Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.
You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.
Journal articles on the topic "Circuiti analogici"
1
Kiela, Karolis, Marijan Jurgo, and Leonid Kladovščikov. "INTEGRATED ANALOGIC FILTER TUNING SYSTEM DESIGN / INTEGRINIŲ ANALOGINIŲ FILTRŲ SAVAIMINIO DERINIMO SISTEMOS PROJEKTAVIMAS." Mokslas – Lietuvos ateitis 8, no. 3 (June 29, 2016): 308–14. http://dx.doi.org/10.3846/mla.2016.935.
Full textAbstract:
Parameters of integrated analog filters can vary due to temperatu-re change, IC process variation and therefore they should have dedicated tuning circuits that compensate these imperfections. A method is proposed that speeds up switched resistor bank design while taking into account the required tuning range and step size. A novel counter structure is used in the tuning circuit that is ba-sed on successive approximation approach. The proposed swit-ched resistor design method and tuning circuit are designed in 0.18 μm CMOS technology and verified. Results are compared to existing tuning circuit designs. Integrinių analoginių filtrų parametrai gali kisti dėl temperatūros, senėjimo ar integrinių grandynų gamybos procesų netolydumo. Todėl jiems būtina numatyti papildomus grandynus, kurie kompensuotų filtrų komponentų pokyčius. Darbe siūlomas naujas integrinių aktyviųjų RC filtrų perjungiamų rezistorių matricų projektavimo metodas, kuris leidžia kompensuoti pasyvių komponentų nuokrypius ir užtikrina filtro praleidžiamų dažnių juostos derinimą reikiamu žingsniu. Savaiminio derinimo sistemoje remiamasi nauja skaitiklio architektūra, kuri naudoja nuosekliosios aproksimacijos paieškos algoritmą. Darbe pasiūlytas projektavimo metodas tikrinamas projektuojant filtro derinimo sistemą, naudojant 0,18 μm KMOP integrinių grandynų gamybos technologiją ir Cadence Virtuoso programinę įrangą. Gauti rezultatai palyginami su literatūroje pateiktais derinimo sistemų skaičiavimų rezultatais.
2
Brandão, Eric, William D'Andrea Fonseca, and Paulo Henrique Mareze. "An algorithmic approach to electroacoustical analogies." Journal of the Acoustical Society of America 152, no. 1 (July 2022): 667–78. http://dx.doi.org/10.1121/10.0012886.
Full textAbstract:
The low-frequency behavior of acoustical transducers can be simulated with the so-called electroacoustical analogies (or lumped parameters). The main idea is that visual inspection of the transducer allows the derivation of an electroacoustic circuit that can be analyzed. The technique is computationally efficient and provides significant physical insight into the transducer. Electroacoustical analogies are taught today in many courses around the world. However, it is difficult to find reading material with an algorithmic approach to derive the electroacoustic circuit from the visual inspection of the transducer. This paper presents algorithms to derive the mechanical and acoustical circuits of transducer systems and how to couple the electrical, mechanical, and acoustical circuits for electrodynamic and capacitive transducers. A number of examples of the derivation are presented in detail. These techniques were conceived from an extensive search of the classical literature in acoustics and adapted to the teaching needs of undergraduate and graduate students of the Acoustical Engineering at the Federal University of Santa Maria in Brazil.
3
Zhao, San Ping. "The Micro Fluidic Integrated Circuits Design Method based on the CAD System." Applied Mechanics and Materials 66-68 (July 2011): 1930–35. http://dx.doi.org/10.4028/www.scientific.net/amm.66-68.1930.
Full textAbstract:
In this study, SPICE program is applied to design micro fluidic circuits based on the analogical relationship with MOSFET models for the first time. A SPICE model of pneumatic-FET is established to express the behavior of them in micro fluidic circuits. Construction of pneumatic-FET model, its optimization, and effectiveness in circuit design and comparison are discussed in the later sections.
4
Mbacke, Serigne Modou Die, Mohammed El Gibari, Benjamin Lauzier, Chantal Gautier, and Hongwu Li. "Implantable Blood Pressure Sensors with Analogic Thermal Drift Compensation." Engineering Proceedings 6, no. 1 (May 17, 2021): 34. http://dx.doi.org/10.3390/i3s2021dresden-10126.
Full textAbstract:
Implantable pressure sensors represent an important part of the research activity in laboratories. Unfortunately, their use is limited by cost, autonomy and temperature-related drifts. The cost of use depends on several parameters, particularly their low battery life and the need for miniaturization to be able to implant the animals and monitor them over a time that is long enough to be physiologically relevant. This paper studied the possibility of reducing the thermal drift of implantable sensors. To quantify and compensate for the thermal drift, we developed the equivalent model of the piezoresistive probe by using the Cadence software. Our model takes into account the temperature (34–39 °C) as well as the pressure (0–300 mmHg). We were thus able to identify the source of the drift and thanks to our model, we were able to compensate for it thanks to the compensation circuits added to the conditioning circuits of the sensor. The maximum relative drift of the sensor is (0.1 mV/°C)/3.6 mV (2.7%), a drift of the conditioning circuit is (0.98 mV/°C)/916 mV (0.1%) and the whole is (13.4 mV/°C)/420 mV (32%). The compensated sensor shows a relative maximum drift of (0.371 mV/°C)/405 mV (0.09%). The output voltage remains stable over the measurement temperature range.
5
Pan, Naiqiao, Tian Chen, Houjun Sun, and Xiangdong Zhang. "Electric-Circuit Realization of Fast Quantum Search." Research 2021 (July 26, 2021): 1–8. http://dx.doi.org/10.34133/2021/9793071.
Full textAbstract:
Quantum search algorithm, which can search an unsorted database quadratically faster than any known classical algorithms, has become one of the most impressive showcases of quantum computation. It has been implemented using various quantum schemes. Here, we demonstrate both theoretically and experimentally that such a fast search algorithm can also be realized using classical electric circuits. The classical circuit networks to perform such a fast search have been designed. It has been shown that the evolution of electric signals in the circuit networks is analogies of quantum particles randomly walking on graphs described by quantum theory. The searching efficiencies in our designed classical circuits are the same to the quantum schemes. Because classical circuit networks possess good scalability and stability, the present scheme is expected to avoid some problems faced by the quantum schemes. Thus, our findings are advantageous for information processing in the era of big data.
6
Ratti, Francesca, Maurizio Magarini, and Domitilla Del Vecchio. "What Is the Trait d’Union between Retroactivity and Molecular Communication Performance Limits?" Molecules 27, no. 10 (May 13, 2022): 3130. http://dx.doi.org/10.3390/molecules27103130.
Full textAbstract:
Information exchange is a critical process in all communication systems, including biological ones. Retroactivity describes the load that downstream modules apply to their upstream systems in biological circuits. The motivation behind this work is that of integrating retroactivity, a concept proper of biochemical circuits, with the metrics defined in Information Theory and Digital Communications. This paper focuses on studying the impact of retroactivity on different biological signaling system models, which present analogies with well-known telecommunication systems. The mathematical analysis is performed both in the high and low molecular counts regime, by mean of the Chemical Master Equation and the Linear Noise Approximation, respectively. The main goal of this work is to provide analytical tools to maximize the reliable information exchange across different biomolecular circuit models. Results highlight how, in general, retroactivity harms communication performance. This negative effect can be mitigated by adding to the signaling circuit an independent upstream system that connects with the same pool of downstream circuits.
7
Herrera-Valdez, Marco Arieli. "An equation for the biological transmembrane potential from basic biophysical principles." F1000Research 9 (July 3, 2020): 676. http://dx.doi.org/10.12688/f1000research.24205.1.
Full textAbstract:
Biological membranes mediate different physiological processes necessary for life, many of which depend on ion movement. In turn, the difference between the electrical potentials around a biological membrane, called transmembrane potential, or membrane potential for short, is one of the key biophysical variables affecting ion movement. Most of the existing equations that describe the change in membrane potential are based on analogies with resistive-capacitive electrical circuits. These equivalent circuit models assume resistance and capacitance as measures of the permeable and the impermeable properties of the membrane, respectively. These models have increased our understanding of bioelectricity, and were particularly useful at times when the basic structure, biochemistry, and biophysics of biological membrane systems were not well known. However, the parts in the ohmic circuits from which equations are derived, are not quite like the biological elements present in the spaces around and within biological membranes. Using current, basic knowledge about the structure, biophysics, and biochemical properties of biological membrane systems, it is shown here that it is possible to derive a simple equation for the transmembrane potential. Of note, the resulting equation is not based on electrical circuit analogies. Nevertheless, the classical model for the membrane potential based on an equivalent RC-circuit is recovered as a particular case, thus providing a mathematical justification for the classical models. Examples are presented showing the effects of the voltage dependence of charge aggregation around the membrane, on the timing and shape of neuronal action potentials.
8
Canova, Aldo, Giambattista Gruosso, and Michele Quercio. "Characterization of Electromagnetic Device by Means of Spice Models." International Journal of Emerging Technology and Advanced Engineering 11, no. 9 (September 20, 2021): 12–22. http://dx.doi.org/10.46338/ijetae0921_02.
Full textAbstract:
— In this paper, the lumped parameter circuital approach devoted to the simulation of massive, conductive, and ferromagnetic cores including eddy currents and nonlinearity is presented. In the first part of the paper, the circuit analogies devoted to the simulation of magnetic structure coupled with external electrical and eventually mechanical equations are summarised. The two techniques are known in the literature as reluctance-resistance and permeancecapacitance analogies. In particular, it is put in evidence the exploitation of the gyrator component in the modelling of the coupling among magnetic and electrical quantities. The originality of this paper consists in demonstrating for the first time that the rotator-capacitor approach is very suitable for simulations in spice environment and the solution is validated on real applications. Following the circuital approach, the effect of the conductivity and nonlinear magnetic behaviour of the magnetic branches is formalized and introduced in the model. The simulation of the conductivity behaviour, which introduces in massive cores significant eddy current effects, is modelled according to the two possible analogies: the reluctance and the permeance-capacitor model. Under sinusoidal steady-state behaviour, energy aspects related to the two models are then presented and discussed. The nonlinearity is taken into account through the fixed-point technique which is suitable for a lumped circuit representation. The full circuital approach is then adopted for the simulation of the real electromechanical actuator under transient and sinusoidal steady-state behaviour conditions. The simulated result is then compared with numerical finite element and experimental result
9
Sindler, Yuri, and Simon Lineykin. "Static, Dynamic, and Signal-to-Noise Analysis of a Solid-State Magnetoelectric (Me) Sensor with a Spice-Based Circuit Simulator." Sensors 22, no. 15 (July 24, 2022): 5514. http://dx.doi.org/10.3390/s22155514.
Full textAbstract:
Modeling the non-electrical processes by equivalent electrical circuits is a widely known and successfully used technique in research and development. Although finite element methods software development has supplanted electrical analogy techniques due to greater accuracy and intuitiveness in recent decades, the modeling of physical processes based on analogies has several advantages in some cases. Representation of physical processes in the form of lumped circuits and graphs allows researchers to estimate the system with an alternative view, use standardized methods for solving electrical circuits for non-electrical systems, and, most importantly, allows us to use electrical circuit simulators with their unique capabilities. Of particular interest for using the analogy technique are systems that include electronic components along with components belonging to other physical domains, such as mechanical, thermal, magnetic, and others. A solid-state magnetoelectric (ME) sensor equipped with a charge amplifier is proposed in this study as an example of analysis using the equivalent electrical circuit and simulating these circuits using SPICE-based circuit simulators. Sensor analysis is conducted with an emphasis on noise budgeting and optimizing the sensor’s signal-to-noise ratio and resolution. In addition, the steady state, the phasor, and transient types of analyses were employed to study the static and dynamic behavior of the system. Validation of the model using analytical calculations and comparison with experimental data demonstrated superior results.
10
Kiela, Karolis, and Romualdas Navickas. "AUTOMATED INTEGRATED ANALOG FILTER DESIGN ISSUES / AUTOMATIZUOTOJO INTEGRINIŲ ANALOGINIŲ FILTRŲ PROJEKTAVIMO YPATUMAI." Mokslas – Lietuvos ateitis 7, no. 3 (July 13, 2015): 323–29. http://dx.doi.org/10.3846/mla.2015.793.
Full textAbstract:
An analysis of modern automated integrated analog circuits design methods and their use in integrated filter design is done. Current modern analog circuits automated tools are based on optimization algorithms and/or new circuit generation methods. Most automated integrated filter design methods are only suited to gmC and switched current filter topologies. Here, an algorithm for an active RC integrated filter design is proposed, that can be used in automated filter designs. The algorithm is tested by designing an integrated active RC filter in a 65 nm CMOS technology. Atlikta naujausių integrinių analoginių grandynų automatizuotojo projektavimo metodų ir jų taikymo projektuojant integrinius filtrus analizė. Modernios analoginių grandynų automatizavimo priemonės yra grindžiamos esamos topologijos optimizacijos algoritmais ir/arba naujų elektroninių principinių schemų generavimo būdais. Didžioji dauguma literatūroje aprašytų automatizuotojo integrinių filtrų projektavimo metodų yra skirti tik gm-C arba perjungiamos srovės/talpos topologijos filtrams. Darbe siūlomas naujas integrinių aktyviųjų RC filtrų projektavimo algoritmas, įvertinantis integrinių technologijų elementų nuokrypius. Jis patikrintas suprojektavus integrinį aktyvųjį RC filtrą taikant 65 nm KMOP technologiją ir Cadence programinį paketą.
Dissertations / Theses on the topic "Circuiti analogici"
1
Cota, Erika Fernandes. "ATPG para teste de circuitos analogicos e mistos." reponame:Biblioteca Digital de Teses e Dissertações da UFRGS, 1997. http://hdl.handle.net/10183/117097.
Full textAbstract:
Este trabalho tem como objetivo realizar um estudo do problema de teste de circuitos analógicos e mistos, propondo uma metodologia de teste e apresentando uma ferramenta para geração automática de vetores de teste (ATPG). A necessidade deste tipo de pesquisa torna-se clara no momento em que um número cada vez maior de aplicações requer algum tipo de interação entre dispositivos analógicos e digitais, não só em se tratando de placas de circuito impresso, mas também em um mesmo circuito integrado. A metodologia prevê a detecção de falhas paramétricas, de grandes desvios e catastróficas em circuitos lineares e não-lineares. Além disso. a ocorrência de falhas de interação é considerada, assim como a definição de vetores para diagnóstico que garantam máxima cobertura de falhas. Inicialmente são apresentados alguns aspectos teóricos relacionados ao teste deste tipo de circuitos (complexidade do teste, abordagens existentes e trabalhos correlatos). A seguir, são apresentados o modelo de falhas utilizado e a metodologia proposta, bem como a ferramenta de ATPG. A técnica é aplicada, então, a dois circuitos. O processo de geração dos vetores de teste é explicado e exemplos de vetores gerados são apresentados. Posteriormente, uma proposta de automatização do método é feita, acompanhada da descrição de algumas ferramentas comerciais utilizadas. Por fim, os resultados e conclusões são apresentados.This work aims at studying the testing problems related to analog and mixedsignal circuits. This kind of research is very useful nowadays, since there is a great demand for circuits that need some kind of interaction between analog and digital blocks. This document presents a method and an automatic test pattern generation tool aplicable to the detection of soft, large and hard fault in linear and non-linear circuits. This method considers, also, interaction faults and computes diagnose vectors that garantee maximal fault coverage. At first. a brief review of methods. approaches and related works is presented. Then. the fault model used and the test methodology are defined. and an ATPG tool is proposed. Next, the ATPG algorithm is applied to a linear and to a non-linear circuit. The test vector generation process and the test vectors computed are then shown. After that a way to automatize the ATPG tool is discussed under the light of those commercial tools that were used in this work. Finally. the conclusions and results are presented.
2
Silva, Jose Carlos da. "Conversor digital quaternario para analogico." [s.n.], 2005. http://repositorio.unicamp.br/jspui/handle/REPOSIP/260604.
Full textAbstract:
Orientador: Alberto Martins JorgeTese (doutorado) - Universidade Estadual de Campinas, Faculdade de Engenharia Eletrica e de Computação
Made available in DSpace on 2018-08-04T16:28:44Z (GMT). No. of bitstreams: 1 Silva_JoseCarlosda_D.pdf: 8074106 bytes, checksum: 2f71934ce780079124988d97ff4b0521 (MD5) Previous issue date: 2005
Resumo: Neste trabalho é apresentada a lógica múltiplo valor como opção para substituir ou ser usada como interface com a lógica binária. A lógica múltiplo valor difere da lógica binária clássica devido ao fato que os seus dígitos estão além de zeros e uns. Utilizando a lógica múltiplo valor consegue-se comunicação em entre blocos ou com o mundo externo a um chip com menor número de interconexões, o que acarretará a diminuição da área do circuito integrado e redução de custos. Pesquisadores e industria caminham para a pesquisa e desenvolvimento de circuitos múltiplos valores, que podem substituir ou ser utilizados como interface com os circuitos de dois valores (binários). Este trabalh o apresenta o desenvolvido do projeto de um conversor digital quaternário para analógico que tem quatro entradas e resolução equivalente a um conversor digital binário para analógico de oito entradas. Este conversor foi confeccionado totalmente em tecnologia CMOS 0.35µm, tendo como resultado um protótipo de um circuito integrado múltiplo valor que contém todas as células de um conversor digital binário para analógico. Este conversor apresenta consumo de potência abaixo de 1mW, alimentação simples de 5V e compactação (900µm x 235µm)
Abstract: In this work is presented the multiple value logic as option to substitute or to be used as interface with the binary logic. The multiple value logic differs of the classic binary logic to the fact that its digits are beyond zeros and ones. Using the multiple logic value obtains communication in between blocks or with the external world to one chip with lesser number of interconnections, what it will cause the reduction of the area of the integrated circuit and reduction of costs. Researchers and industry walk for the research and development of multiple values circuits, that can substitute or be used as interface with the circuits of two values (binary). This work presents the developed one of the project of a quaternary digital to analog converter that it has four inputs and resolution equivalent to a binary digital to analog converter of eight inputs. This converter was confectioned totally in technology CMOS 0.35µm, having as resulted an prototype of an integrated circuit multiple value that contains all the cells of a binary digital to analog converter. This converter presents consumption of power below of 1mW, simple voltage of 5V and compacting (900µm x 235µm)
Doutorado
Eletrônica, Microeletrônica e Optoeletrônica
Doutor em Engenharia Elétrica
3
Seixas, Junior Luis Eduardo. "Interface analogica de um circuito integrado decodificador F-2F." [s.n.], 2003. http://repositorio.unicamp.br/jspui/handle/REPOSIP/260339.
Full textAbstract:
Orientadores: Wilmar Bueno de Moraes, Saulo FincoDissertação (mestrado) - Universidade Estadual de Campinas, Faculdade de Engenharia Eletrica e Computação
Made available in DSpace on 2018-08-03T16:18:08Z (GMT). No. of bitstreams: 1 SeixasJunior_LuisEduardo_M.pdf: 1245995 bytes, checksum: 5de6d8a3f9c453933b5f5b637d9f7257 (MD5) Previous issue date: 2003
Mestrado
4
Galan, Carla de Freitas. "Simulação analogica de linhas de transmissão utilizando-se circuitos integrados." [s.n.], 1994. http://repositorio.unicamp.br/jspui/handle/REPOSIP/261411.
Full textAbstract:
Orientador: Francisca Aparecida de Camargo PiresDissertação (mestrado) - Universidade Estadual de Campinas, Faculdade de Engenharia Elétrica
Made available in DSpace on 2018-07-19T19:04:56Z (GMT). No. of bitstreams: 1 Galan_CarladeFreitas_M.pdf: 5024291 bytes, checksum: 50f2cffdc8bf1beff0f2ec53872f5be5 (MD5) Previous issue date: 1994
Resumo: Este trabalho tem por objetivo o desenvolvimento de uma ferramenta didática, baseada em circuitos integrados para a simulação analógica de linhas de transmissão. Os resultados obtidos proporcionam uma análise quantitativa das tensões e correntes presentes ao longo de uma linha de transmissão. Realizar uma Simulação Analógica de uma Linha de Transmissão requer a escolha do modelo para representá-la e dispor dos parâmetros estimados da mesma. Neste sentido, foi feito um estudo das Linhas de Transmissão com a finalidade de determinar o modelo a ser implementado. Assim como, realizou-se um estudo das configurações possíveis de serem obtidas através de Amplificadores Operacionais. Na implementação foram consideradas as relações entre as equações dos parâmetros da linha s das aplicações com operacionais, fazendo-se uma analogia, bem como, uma equivalência das grandezas envolvidas na Linha de Transmissão e no hardware desenvolvido. Para implementar o circuito proposto, utilizou-se como exemplo três linhas reais, do sistema ANDE/ITAIPU, sendo uma curta, uma média e uma longa. Os resultados foram verificados através de cálculos analógicos e simulações no software SPICE íd2, tanto das linhas reais como do circuito projetado. Tais resultados mostraram-se adequados aos propósitos iniciais deste presente trabalho
Abstract: The main goal of this work was the development of a didatic tool, based on integrated circuits, for the analog simulation of transmission lines. The obtained results allow for a quantitative analysis of the currents and voltages along the line. Initially, a study of transmission line models were carried out. As the circuit was implemented with operational amplifiers based cells, this components and its basic configurations were also analysed. The basic idea of the circuit, was to simulate each transmission line equation by a suitable operational amplifier based circuit, in wich the mathematical relation between output and input voltages were the same of the equation being represented. The units of the quantities being represented were scaled to be compatible with the voltage levels present at the simulating circuit. To test the circuit, comparisons were made between circuit analysis, SPICE simulations and the results provided by the circuit for three real lines, a short, a medium and a long one, chosen from the ANDE/ITAIPU system. Good concordancy were achieved for all cases and the circuit has considered to have fulfilled the initial proposal of the project
Mestrado
Mestre em Engenharia Elétrica
5
França, Eliane. "Projeto de um circuito integrado para geração de sinais analogicos." [s.n.], 1989. http://repositorio.unicamp.br/jspui/handle/REPOSIP/261414.
Full textAbstract:
Orientador : Furio DamianiDissertação (mestrado) - Universidade Estadual de Campinas, Faculdade de Engenharia Eletrica
Made available in DSpace on 2018-07-13T21:47:16Z (GMT). No. of bitstreams: 1 Franca_Eliane_M.pdf: 7250675 bytes, checksum: 1b6b79da886c63b6c03b216df5c4fd77 (MD5) Previous issue date: 1989
Resumo: Não informado
Abstract: Not informed.
Mestrado
Mestre em Engenharia Elétrica
6
Rossini, Michael. "Progettazione e realizzazione di un circuito per l'amplificazione di segnali analogici provenienti da una pedana dinamometrica." Bachelor's thesis, Alma Mater Studiorum - Università di Bologna, 2017. http://amslaurea.unibo.it/13890/.
Full textAbstract:
Le pedane di forza sono strumenti utilizzati frequentemente in ambito biomedico nei laboratori di analisi del movimento in quanto permettono di misurare le componenti di forze e momenti di un corpo posto al di sopra di esse attraverso la deformazione di sensori resistivi o piezoelettrici. L’obiettivo del presente elaborato è stato quello di progettare e realizzare un dispositivo portatile per l’amplificazione dei segnali analogici provenienti da una pedana dinamometrica Bertec K81201 (4060-08) presente nel Laboratorio di Ingegneria Biomedica (LIB) della Scuola di Ingegneria e Architettura di Cesena. La pedana attualmente può essere gestita solo attraverso un amplificatore per segnali analogici dedicato (Bertec AM6701), affiancato da un sistema fisso per la conversione analogico-digitale dei segnali e da un applicativo software, il BTS Smart Capture. Per permettere la completa portabilità della pedana dinamometrica è stato realizzato un amplificatore hardware con specifiche tali da garantire una corretta manipolazione dei segnali analogici in uscita dalla pedana. Il circuito prevede quattro stadi principali: l’amplificazione variabile dei segnali acquisiti, il filtraggio dei segnali, un sistema di illuminazione led e un sistema di azzeramento hardware dell’offset. Nella fase di realizzazione è stato inizialmente creato un singolo canale di acquisizione su bread board per verificare l’effettivo funzionamento del circuito, l’efficienza dei componenti utilizzati, e l’assorbimento di potenza. Per la realizzazione completa del dispositivo è stata utilizzata invece una scheda millefori. Al fine di valutare le prestazioni dell’amplificatore sono state eseguite prove sperimentali a vuoto confrontando l’amplificatore oggetto di questo elaborato e quello BERTEC AM6701 attualmente utilizzato in laboratorio; i risultati hanno evidenziato che l’amplificatore progettato e realizzato risulta meno rumoroso rispetto a quello BERTEC AM6701 per alti guadagni di amplificazione.
7
Couto, Andre Luis do. "Caracterização de memorias analogicas implementadas com transistores MOS floating gate." [s.n.], 2005. http://repositorio.unicamp.br/jspui/handle/REPOSIP/260078.
Full textAbstract:
Orientador: Carlos Alberto dos Reis FilhoDissertação (mestrado) - Universidade Estadual de Campinas, Faculdade de Engenharia Eletrica e de Computação
Made available in DSpace on 2018-08-07T11:14:24Z (GMT). No. of bitstreams: 1 Couto_AndreLuisdo_M.pdf: 2940356 bytes, checksum: 959908541a3bc46b7b7035eb035de186 (MD5) Previous issue date: 2005
Resumo: A integração de memórias e circuitos analógicos em um mesmo die oferece diversas vantagens: redução de espaço nas placas, maior confiabilidade, menor custo. Para tanto, prescindir-se de tecnologia específica à confecção de memórias e utilizar-se somente de tecnologia CMOS convencional é requisito para tal integração. Essa pode ser tanto mais eficiente quanto maior a capacidade de armazenagem de dados, ou seja, maior a densidade de informação. Para isso, memórias analógicas mostram-se bem mais adequadas, posto que em uma só célula (um ou dois transistores) podem ser armazenados dados que precisariam de diversas células de memórias digitais e, portanto, de maior área. Neste trabalho, transistores MOS com porta flutuante mostraram-se viáveis de serem confeccionados e resultados de caracterização como tipos de programação, retenção de dados e endurance foram obtidos. O trabalho apresenta as principais características dos FGMOS (Floating Gate MOS) e presta-se como referência à futuros trabalhos na área
Abstract:Monolithic integration of memories and analog circuits ,in the same die offers interesting advantages like: smaller application boards, higher robustness and mainly lower costs. Today, a profitable integration of these kind of circuit can only be possible using conventional CMOS technology, which allows efficiently extraordinary levels of integration. Thus, the possibility of integrating analog memories looks more suitable since one single cell (usually use one or two transistors) serves for storing the same data stored by few digital memory cells, therefore, they requiring less area. In this work, it was implemented different memory cells together with few devices using floating gate MOS transistors and manufactured by a conventional CMOS technology. Differemt sort of programrning', data retention, and endurance were characterized as well as the main characteristics of the FGMOS (Floating Gate MOS) were obtained. The results of their characterization reveal that is possible to make and' to program fIoating gate MOSFETS analog memories and must serve as starting-point and reference for new academic studies
Mestrado
Eletrônica, Microeletrônica e Optoeletrônica
Mestre em Engenharia Elétrica
8
Telles, Antonio Carlos da Costa 1963. "Desenvolvimento de um sistema de controle adaptativo LMS visando implementação analogica." [s.n.], 2001. http://repositorio.unicamp.br/jspui/handle/REPOSIP/264117.
Full textAbstract:
Orientadores : Euripedes Guilherme de Oliveira Nobrega, Jose Roberto de França ArrudaDissertação (mestrado) - Universidade Estadual de Campinas, Faculdade de Engenharia Mecanica
Made available in DSpace on 2018-07-29T03:30:24Z (GMT). No. of bitstreams: 1 Telles_AntonioCarlosdaCosta_M.pdf: 4736389 bytes, checksum: 546a2f6752baead7ae46ac3049844e3e (MD5) Previous issue date: 2001
Resumo: As vantagens inerentes do controle adaptativo tais como flexibilidade e otimização estão hoje restritas a aplicações onde esquemas tradicionais não apresentam o desempenho esperado. Tal situação se deve principalmente ao alto custo dos sistemas adaptativos, que normalmente se apoiam em técnicas de processamento digital de sinais. Contudo sistemas adaptativos em hardware de baixo custo vem sendo propostos para a área de comunicações há vários anos. Este trabalho investiga a viabilidade do desenvolvimento de um sistema de controle em hardware com a aplicação dos sistemas adaptativos anteriormente citados. O esquema proposto é uma variação do controle feedjorward LMS, amplamente utilizado no controle de vibração e ruído. Este esquema é modificado com a introdução de um modelo a ser seguido pelo controlador, o que lhe atribui maior flexibilidade de desempenho. O esquema é avaliado através do controle de vibração de uma viga flexível por meio de simulações e experimentos. O esquema, originalmente apresentado para controle em tempo discreto, é modificado para que o processamento seja feito totalmente em tempo contínuo. Este novo esquema é avaliado por meio de simulações, novamente através do controle da viga flexível. Os resultados mostram que o sistema proposto pode ser uma opção viável aos esquemas tradicionais de controle, alargando o espectro de aplicações do controle adaptativo LMS pela apresentação de uma solução em hardware de baixo custo
Abstract: The inherent advantages of adaptive control such as flexibility and optimization are nowadays restricted to the areas where other conventional schemes do not reach the specified performance. Such situation is due mainly to the high cost of these systems, which are normally based on Digital Signal Processing techniques. However low cost adaptive hardware solutions have been proposed to the communications area for a long time. This work investigates the feasibility of the development of a LMS adaptive control hardware, with the application of the adaptive systems solutions already mentioned. The proposed system is a variation of the LMS feedforward control, which has broad application in noise and vibration control. This scheme is modified with the introduction of a model to be followed by the controller which introduces more flexibility to its performance. The system performance is evaluated in the control of a flexible beam vibration, through simulations and experiments. The original scheme, developed to discrete time control, is then modified to continuous time processing. Simulations of this new scheme are developed again in the control of the flexible beam. The results show that the proposed system can be an option to more conventional control schemes, broadening the field of applications of LMS adaptive control by means the presentation of a low cost hardware implementation
Mestrado
Mecanica dos Sólidos e Projeto Mecanico
Mestre em Engenharia Mecânica
9
Santos, Marilia dos. "Projeto de um circuito somador analogico de tensões integrado de baixo erro, em tecnologia CMOS." [s.n.], 1994. http://repositorio.unicamp.br/jspui/handle/REPOSIP/262035.
Full textAbstract:
Orientador: Carlos Alberto dos Reis FilhoDissertação (mestrado) - Universidade Estadual de Campinas, Faculdade de Engenharia Eletrica
Made available in DSpace on 2018-07-19T16:08:49Z (GMT). No. of bitstreams: 1 Santos_Mariliados_M.pdf: 5281703 bytes, checksum: 18f474c869defbfdceff9d7bcdc09b3f (MD5) Previous issue date: 1994
Resumo: Neste trabalho é apresentado o procedimento de projeto e os resultados do desenvolvimento de um circuito somador de tensões, integrado em tecnologia CMOS, cuja faixa dinâmica dos sinais de entrada abrange os limites da fonte de alimentação. Diferente da configuração clássica, que utiliza um amplificador operacional numa estrutura realimentada, o circuito desenvolvido opera em malha aberta e resulta da combinação de dois blocos operacionais mais simples, um conversor linear Tensão-Corrente com saídas complementares e um espelho de corrente. A soma ou subtração das tensões de entrada resulta da soma ou subtração das correntes produzidas por dois conversores lineares Tensão-Corrente as quais são refletidas sobre um mesmo conversor Corrente-Tensão (ativo ou passivo) através de espelhos de corrente. Sob o ponto de vista sistêmico estes blocos operacionais mais simples ocupam um nível hierárquico inferior ao do circuito somador. Este, por sua vez, combinado com outros circuitos que também ocupam níveis hierárquicos de complexidade dentro de uma biblioteca de células, comporão blocos mais complexos, permitindo assim, a síntese de sistemas analógicos de forma estruturada. O trabalho descreve as etapas de desenvolvimento do somador, onde se incluem circuitos realizados em duas rodadas do programa PMU, o CMOS-7 e CMOS-8. O desenvolvimento do conversor linear Tensão-Corrente é descrito no Capítulo 1: O projeto deste conversor enfoca a tecnologia CMOS poço-N para a sua implementação, tendo em vista sua disponibilidade via o programa PMU. Como resultado, foi constatado que devido ao efeito de corpo nos transistores canal-N, o conversor apresenta uma não linearidade na conversão V/I, cuja amplitude ultrapassa o erro máximo correspondente à precisão de 10 bits pretendida. Para compensar este erro induzido pelo efeito de corpo é mostrado que uma simples mudança nas razões geométricas dos transistores é uma solução eficiente. A análise e justificativas para a determinação do espelho de corrente mais apropriado são apresentadas no Capítulo 2. A descrição do projeto, resultados de análises e medidas do circuito somador são apresentados no Capítulo 3. O trabalho inclue, no Apêndice A, a análise do comportamento AC de um espelho de corrente simples MOS, evidenciando que em certas condições este se comporta como um sistema de fase não mínima
Abstract: Not informed.
Mestrado
Mestre em Engenharia Elétrica
10
Acco, Edson Santos. "Contribuição ao estudo do fenomeno de injeção de carga em chaves analogicas MOS." [s.n.], 1994. http://repositorio.unicamp.br/jspui/handle/REPOSIP/261317.
Full textAbstract:
Orientador: Carlos Alberto dos Reis FilhoDissertação (mestrado) - Universidade Estadual de Campinas, Faculdade de Engenharia Eletrica
Made available in DSpace on 2018-07-20T15:37:07Z (GMT). No. of bitstreams: 1 Acco_EdsonSantos_M.pdf: 4956105 bytes, checksum: d305e485880ebd44f862df629fbf1542 (MD5) Previous issue date: 1994
Resumo: Este trabalho apresenta um estudo teórico-experimental sobre o fenômeno de injeção de carga, que ocorre em circuitos a capacitores chaveados durante a transição de abertura das chaves analógicas MOS. Inicialmente é feita uma análise teórica sobre esse fenômeno, abordando as estratégias reportadas até então, para minimizar o efeito de injeção de carga. Um estudo sobre a formação de cargas no canal do transistor MOS é apresentado. Comprovam-se, experimentalmente, as curvas teóricas que a literatura apresenta. É apresentada, tanibém, uma proposta para equiparticionar a injeção de carga que, entretanto, não pode ser caracterizada devido ao não funcionamento do CI implementado no PMUCMOS.5. Finalmente, apresenta-se um circuito experimental bastante consistente que corrige o erro causado pela injeçào de carga introduzida pela chave MOS
Mestrado
Mestre em Engenharia Elétrica
Books on the topic "Circuiti analogici"
1
Puchkov, N. A. Zarubezhnye integralʹnye mikroskhemy i ikh otechestvennye analogi: Spravochnik. Moskva: "Mashinostroenie", 1993.
Find full text
2
von, Seelen W., Shaw G. L. 1932-, Leinhos U. M, and Werner-Reimers-Stiftung, eds. Organization of neural networks: Structures and models. Weinheim, Federal Republic of Germany: VCH, 1988.
Find full text
3
H, Sheingold Daniel, and Analog Devices inc, eds. Analog-digital conversion handbook. 3rd ed. Englewood Cliffs, NJ: Prentice-Hall, 1986.
Find full text
4
Luis [Et Al ]. Cuesta Garcia. Electronica Analogica -Analisis de Circuitos *Ampl. McGraw-Hill Interamericana, 1991.
Find full text
5
Padilla, Antonio J. Gil. Electronica General 2 - Circuitos Basicos y Analogicos. McGraw-Hill Interamericana, 1993.
Find full textBook chapters on the topic "Circuiti analogici"
1
Simancas-García, José L., Farid A. Meléndez-Pertuz, Harold Combita-Niño, Ramón E. R. González, and Carlos Collazos-Morales. "Integrated Analogical Signs Generator for Testing Mixed Integrated Circuits." In Intelligent Human Computer Interaction, 483–95. Cham: Springer International Publishing, 2022. http://dx.doi.org/10.1007/978-3-030-98404-5_45.
Full text
2
Spagnuolo, Mario. "Circuit Analogies in the Search for New Metamaterials: Phenomenology of a Mechanical Diode." In Advanced Structured Materials, 411–22. Cham: Springer International Publishing, 2020. http://dx.doi.org/10.1007/978-3-030-38708-2_24.
Full text
3
Miley, George H., and Kevin J. Kuelske. "Ground Water Flow Analysis of Potential Low Level Radioactive Waste Disposal Sites Using Electrical Circuit Analogies." In Nuclear Simulation, 229–40. Berlin, Heidelberg: Springer Berlin Heidelberg, 1990. http://dx.doi.org/10.1007/978-3-642-84279-5_18.
Full text
4
Jackson, Peter, and Anna-Pya Sjödin. "Introduction." In Philosophy and the End of Sacrifice: Disengaging Ritual in Ancient India, Greece and Beyond, 1–10. Equinox Publishing, 2016. http://dx.doi.org/10.1558/equinox.28071.
Full textAbstract:
This volume addresses the means and ends of sacrificial speculation by inviting a selected group of specialist in the fields of philosophy, history of religions, and indology to examine philosophical modes of sacrificial speculation — especially in Ancient India and Greece — and consider the commonalities of their historical raison d’être. Scholars have long observed, yet without presenting any transcultural grand theory on the matter, that sacrifice seems to end with (or even continue as) philosophy in both Ancient India and Greece. How are we to understand this important transformation that so profoundly changed the way we think of religion (and philosophy as opposed to religion) today? Some of the complex topics inviting closer examination in this regard are the interiorisation of ritual, ascetism and self-sacrifice, sacrifice and cosmogony, the figure of the philosopher-sage, transformations and technologies of the self, analogical reasoning, the philosophy of ritual, vegetarianism, and metempsychosis. The first section of the volume, “Historical and Comparative Approaches to Ritual Thought in Ancient India and Archaic Greece,” is devoted to changes in religious behaviour and the place of sacrifice in early Indian intellectual history. Instead of searching for origins and closures, the individual contributions rather attempt to map changes, and sometimes to catalogue the complexity in thinking and acting that comes to light in the early Indian material. What becomes clear then, instead of a simple one-way causality between thought and performance, is an ongoing transformation mediated by both intellectual activity and ritual reflexivity. Beginnings and ends in this sense never actually take place as clearly definable moments in time. The precarious act of historical and/or logical comparison can of course not be disregarded in this connection,because the terminology underlying one’s research is always confronted with the general problem of translation. The themes forming the backbone of the book’s midsection, “Ritual Thought in Late Antiquity,” are all grounded in textual sources from Late Antiquity, such as the Corpus Hermeticum, the Nag Hammadi texts, and the letters of Paul. As will become clear, however, they also point in quite different directions, both spatial and temporal, by evoking ancient Egyptian material, ethnographic comparanda and 20th century philosophy. The last section, “Repercussions of Sacrifice in Western Philosophy,” closes the historical circuit by addressing the continuation of sacrificial themes in contemporary continental philosophy.
Conference papers on the topic "Circuiti analogici"
1
Marschner, Uwe, Anthony Beck, Philipp Mehner, Georgi Paschew, Andreas Voigt, and Andreas Richter. "Analogies Between Stimuli-Responsive (Smart) Hydrogel-Based Microfluidic Valves and Electronic Transistors." In ASME 2022 Conference on Smart Materials, Adaptive Structures and Intelligent Systems. American Society of Mechanical Engineers, 2022. http://dx.doi.org/10.1115/smasis2022-91225.
Full textAbstract:
Abstract Stimuli-sensitive or responsive (smart) hydrogels, or chemofluidic transistors, are the base of the key control elements of smart chemomechanical valves. These valves have an outstanding potential for miniaturized, integrated sensor and actuator systems in many application areas and especially for lab-on-chip technology. Due to the multifaceted design parameters the design and realization of hydrogel-based systems are exceptionally complex and demanding. In this work we compare two types of stimuli-sensitive hydrogel-based valves with two types of electronic transistors and analyze analogies. As a result, the membrane isolated chemical volume phase transition Transistors (MIS-CVPT’s) exhibit a behavior with various analogies to electrical Field Effect Transistors (FET’s). The FET device embodies a voltage-controlled channel resistor, which is related to the chemically controlled fluidic channel of the MIS-CVPT. Chemical volume phase transition transistors (CVPT’s) on the other hand show in part similarities both to the bipolar transistor (BJT) and the MOSFET. The analogies allow a closed description of a microfluidic system by equivalent circuits and an efficient behavioral simulation by sophisticated circuit simulators. Several chemofluidic circuits, as a microfluidic oscillator, a NAND gate and an Analog/Digital Converter (ADC) and their behavioral simulation will be presented. The applied lab-on-a-chip (LoC) predictive simulation-based design concept is very helpful as it saves many practical experiments and leads to optimized components.
2
Tzou, H. S., and J. H. Ding. "Equivalent Active Circuits of Distributed Control Systems." In ASME 2000 International Mechanical Engineering Congress and Exposition. American Society of Mechanical Engineers, 2000. http://dx.doi.org/10.1115/imece2000-1782.
Full textAbstract:
Abstract Modeling distributed parameter systems (DPS) by electronic circuits and fabricating the complicated equivalent circuits to evaluate the system characteristics always poses many challenging research issues for years. Modeling and analysis of distributed sensing/control of smart structures and distributed structronic systems are even scarce. This paper is to present a technique to model distributed structronic systems with electronic circuits and to evaluate control behaviors with the fabricated equivalent circuits. Electrical analogies and analysis of distributed structronic systems is proposed and dynamics and control of beam/sensor/actuator systems are investigated. To determine the equivalent circuits and system parameters, higher order partial derivatives are simplified using the finite difference method; partial differential equations (PDE) are transformed to finite difference equations and further represented by electronic components and circuits. To provide better signal management and stability, active electronic circuit systems are designed and fabricated. Electric signals from the distributed system circuits (i.e., soft and hard) are compared with results obtained by classical theoretical and other (e.g., the finite element, and experimental) techniques.
3
Mattos, Guilherme A., Yuri C. R. Toledo, and Sandro A. P. Haddad. "Polynomial Digital-to-Analogic Converter." In 2021 19th IEEE International New Circuits and Systems Conference (NEWCAS). IEEE, 2021. http://dx.doi.org/10.1109/newcas50681.2021.9462764.
Full text
4
Malafeyev, O. A., N. D. Redinskikh, and G. V. Alferov. "Electric circuits analogies in economics modeling: Corruption networks." In 2014 2nd International Conference on Emission Electronics (ICEE). IEEE, 2014. http://dx.doi.org/10.1109/emission.2014.6893965.
Full text
5
Alan Pablo Donati Pereira and Saul da Silva Munareto. "Modelagem caixa cinza por analogia a um circuito RC." In XXII Congresso Brasileiro de Automática. Joao Pessoa, Paraíba, Brasil: SBA Sociedade Brasileira de Automática, 2018. http://dx.doi.org/10.20906/cps/cba2018-1278.
Full text
6
Breithaupt, Kira, and Abe Leite. "Analogical comparison of circuits generating a multiply realizable walking behavior." In The 2022 Conference on Artificial Life. Cambridge, MA: MIT Press, 2022. http://dx.doi.org/10.1162/isal_a_00555.
Full text
7
LENNING, L., and U. OZGUNER. "Modeling and control of large space structures using circuit analogies." In Navigation and Control Conference. Reston, Virigina: American Institute of Aeronautics and Astronautics, 1991. http://dx.doi.org/10.2514/6.1991-2736.
Full text
8
Low, Tony. "All-graphene electronics by exploiting physical analogies." In 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT). IEEE, 2010. http://dx.doi.org/10.1109/icsict.2010.5667614.
Full text
9
José Duarte, Leandro, Alan Petrônio Pinheiro, Willian Douglas Caixeta Nunes, and Daniel De Oliveira Ferreira. "Modelagem Térmica de Transformadores de Distribuição e Estimação de Parâmetros." In Simpósio Brasileiro de Sistemas Elétricos - SBSE2020. sbabra, 2020. http://dx.doi.org/10.48011/sbse.v1i1.2265.
Full textAbstract:
Este artigo tem dois objetivos principais. Propor um circuito equivalente simples para representar as equações de fluxo térmico para transformadores de distribuição usando uma analogia de fonte de corrente para representar a fonte de calor devido as perdas, uma analogia de resistência não linear para representar o efeito das correntes de convecção do resfriamento por ar ou óleo e uma correção empírica da constante de tempo do óleo e do ponto mais quente do enrolamento baseada nas observações das variações das propriedades térmicas do óleo e do cobre em relação a temperatura. O outro objetivo é criar uma estratégia de estimação dos parâmetros do modelo proposto, de modo que não seja necessário ter as informações construtivas e de projeto do transformador.
10
McCaughan, L., and Niraj Agrawal. "A Rigorous Analysis of Intersecting Waveguides." In Photonic Switching. Washington, D.C.: Optica Publishing Group, 1987. http://dx.doi.org/10.1364/phs.1987.pdp7.
Full textAbstract:
Intersecting waveguides are becoming an important guided wave element for integrated optics. The simplicity of the geometry, i.e., an absence of S-bends, makes it possible to achieve higher levels of switch integration with a switch element based on this geometry than is possible with directional couplers. Cross-connections between elements of integrated optical circuits are also possible because inter-waveguide coupling is a strong function of the crossing angle. No unified theory has thus far been constructed to explain all of the observed optical characteristics of various intersecting geometries. We report the derivation of a closed form expression which does quantitatively agree with experimental observations. As the results of our calculations show, intersecting waveguides have unique optical properties which cannot be predicted by seeking analogies with directional couplers.