Relevant bibliographies by topics / Combinatorial circuits

Contents

  1. Journal articles
  2. Dissertations / Theses
  3. Books
  4. Book chapters
  5. Conference papers

Academic literature on the topic 'Combinatorial circuits'

Author: Grafiati
Published: 4 June 2021
Last updated: 20 February 2023

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the lists of relevant articles, books, theses, conference reports, and other scholarly sources on the topic 'Combinatorial circuits.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Journal articles on the topic "Combinatorial circuits"

1

Tsuiki, Shigeya, and Takahiro Haga. "AND-inverse detecting circuit for the combinatorial logic circuits." Electronics and Communications in Japan (Part III: Fundamental Electronic Science) 73, no. 11 (1990): 51–60. http://dx.doi.org/10.1002/ecjc.4430731106.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Matsushima, Ayano, and Ann M. Graybiel. "Combinatorial Developmental Controls on Striatonigral Circuits." Cell Reports 38, no. 2 (January 2022): 110272. http://dx.doi.org/10.1016/j.celrep.2021.110272.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Matsushima, Ayano, and Ann M. Graybiel. "Combinatorial Developmental Controls on Striatonigral Circuits." Cell Reports 31, no. 11 (June 2020): 107778. http://dx.doi.org/10.1016/j.celrep.2020.107778.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Donovan, Zola, Gregory Gutin, Vahan Mkrtchyan, and K. Subramani. "Clustering without replication in combinatorial circuits." Journal of Combinatorial Optimization 38, no. 2 (February 21, 2019): 481–501. http://dx.doi.org/10.1007/s10878-019-00394-1.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Fang, K. Y., and A. S. Wojcik. "Modular decomposition of combinatorial multiple-values circuits." IEEE Transactions on Computers 37, no. 10 (1988): 1293–301. http://dx.doi.org/10.1109/12.5993.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Chen, Ethan, and Vanessa Chen. "Statistical RF/Analog Integrated Circuit Design Using Combinatorial Randomness for Hardware Security Applications." Mathematics 8, no. 5 (May 20, 2020): 829. http://dx.doi.org/10.3390/math8050829.

Full text
Abstract:
While integrated circuit technologies keep scaling aggressively, analog, mixed-signal, and radio-frequency (RF) circuits encounter challenges by creating robust designs in advanced complementary metal–oxide–semiconductor (CMOS) processes with the diminishing voltage headroom. The increasing random mismatch of smaller feature sizes in leading-edge technology nodes severely limit the benefits of scaling for (RF)/analog circuits. This paper describes the details of the combinatorial randomness by statistically selecting device elements that relies on the significant growth in subsets number of co
APA, Harvard, Vancouver, ISO, and other styles
7

URAHAMA, KIICHI, and SHIN-ICHIRO UENO. "A GRADIENT SYSTEM SOLUTION TO POTTS MEAN FIELD EQUATIONS AND ITS ELECTRONIC IMPLEMENTATION." International Journal of Neural Systems 04, no. 01 (March 1993): 27–34. http://dx.doi.org/10.1142/s0129065793000043.

Full text
Abstract:
A gradient system solution method is presented for solving Potts mean field equations for combinatorial optimization problems subject to winner-take-all constraints. In the proposed solution method the optimum solution is searched by using gradient descent differential equations whose trajectory is confined within the feasible solution space of optimization problems. This gradient system is proven theoretically to always produce a legal local optimum solution of combinatorial optimization problems. An elementary analog electronic circuit implementing the presented method is designed on the bas
APA, Harvard, Vancouver, ISO, and other styles
8

Wróblewski, Artur, Christian V. Schimpfle, Otto Schumacher, and Josef A. Nossek. "Minimizing Spurious Switching Activities with Transistor Sizing." VLSI Design 15, no. 2 (January 1, 2002): 537–45. http://dx.doi.org/10.1080/1065514021000012156.

Full text
Abstract:
In combinatorial blocks of static CMOS circuits transistor sizing can be applied for delay balancing as to guarantee synchronously arriving signal slopes at the input of logic gates, thereby avoiding glitches. Since the delay of logic gates depends directly on transistor sizes, their variation allows equalizing different path delays without influencing the total delay of the circuit. Unfortunately, not only the delay, but also power consumption circuits depend on the transistor sizes. To achieve optimal results, transistor lengths have to be increased, which results in both increased gate capa
APA, Harvard, Vancouver, ISO, and other styles
9

Zhu, Enqiang, Congzhou Chen, Yongsheng Rao, and Weicheng Xiong. "Biochemical Logic Circuits Based on DNA Combinatorial Displacement." IEEE Access 8 (2020): 34096–103. http://dx.doi.org/10.1109/access.2020.2974024.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Fujiwara, Yuichiro, and Charles J. Colbourn. "A Combinatorial Approach to X-Tolerant Compaction Circuits." IEEE Transactions on Information Theory 56, no. 7 (July 2010): 3196–206. http://dx.doi.org/10.1109/tit.2010.2048468.

Full text
APA, Harvard, Vancouver, ISO, and other styles
More sources

Dissertations / Theses on the topic "Combinatorial circuits"

1

Agnihotri, Ameya Ramesh. "Combinatorial optimization techniques for VLSI placement." Diss., Online access via UMI:, 2007.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
2

Cox, Robert Sidney Sternberg Paul W. Sternberg Paul W. "Transcriptional regulation and combinatorial genetic logic in synthetic bacterial circuits /." Diss., Pasadena, Calif. : California Institute of Technology, 2008. http://resolver.caltech.edu/CaltechETD:etd-03042008-130011.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Rinderknecht, William John. "A power reduction algorithm for combinatorial CMOS circuits using input disabling." Thesis, Massachusetts Institute of Technology, 1994. http://hdl.handle.net/1721.1/36543.

Full text
Abstract:
Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1995.<br>Includes bibliographical references (p. 61-62).<br>by William John Rinderknecht.<br>M.S.
APA, Harvard, Vancouver, ISO, and other styles
4

Hacker, Charles Hilton, and n/a. "WinLogiLab - A Computer-Based Teaching Suite for Digital Logic Design." Griffith University. School of Engineering, 2001. http://www4.gu.edu.au:8080/adt-root/public/adt-QGU20050915.172404.

Full text
Abstract:
This thesis presents an interactive computerised teaching suite developed for the design of combinatorial and sequential logic circuits. This suite fills a perceived gap in the currently available computer-based teaching software for digital logic design. Several existing digital logic educational software are available, however these existing programs were found to be unsuitable for our use in providing alternative mode subject delivery. This prompted the development of a Microsoft Windows TM tutorial suite, called WinLogiLab. WinLogiLab comprises of a set of tutorials that uses student provi
APA, Harvard, Vancouver, ISO, and other styles
5

Hacker, Charles. "WinLogiLab - A Computer-Based Teaching Suite for Digital Logic Design." Thesis, Griffith University, 2001. http://hdl.handle.net/10072/367209.

Full text
Abstract:
This thesis presents an interactive computerised teaching suite developed for the design of combinatorial and sequential logic circuits. This suite fills a perceived gap in the currently available computer-based teaching software for digital logic design. Several existing digital logic educational software are available, however these existing programs were found to be unsuitable for our use in providing alternative mode subject delivery. This prompted the development of a Microsoft Windows TM tutorial suite, called WinLogiLab. WinLogiLab comprises of a set of tutorials that uses student provi
APA, Harvard, Vancouver, ISO, and other styles
6

Coward, Bob. "Genroute : a genetic algorithm (printed wire board (PWB) router) /." Online version of thesis, 1991. http://hdl.handle.net/1850/10711.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Duran, Arqué Berta. "Combinatorial perspective on the gene expression circuits established by the CPEB-family of RNA binding proteins." Doctoral thesis, Universitat de Barcelona, 2020. http://hdl.handle.net/10803/673591.

Full text
Abstract:
The complex changes that take place in the mature Xenopus oocyte and early embryo are orchestrated in the absence of transcription. Until zygotic transcription starts, after the mid-blastula transition, cells rely on tight spatiotemporal translational regulation. Some maternal mRNAs accumulate during oocyte growth and are stored, translationally silent. Upon stimuli, stored, silenced mRNAs become cytoplasmically polyadenylated and, subsequently, engage in translation. The timing and extent of translational activation are dictated by a complex code of 3’UTR motifs recogn
APA, Harvard, Vancouver, ISO, and other styles
8

Goulart, Sobrinho Edilton Furquim [UNESP]. "Uma ferramenta alternativa para síntese de circuitos lógicos usando a técnica de circuito evolutivo." Universidade Estadual Paulista (UNESP), 2007. http://hdl.handle.net/11449/87253.

Full text
Abstract:
Made available in DSpace on 2014-06-11T19:22:35Z (GMT). No. of bitstreams: 0 Previous issue date: 2007-05-25Bitstream added on 2014-06-13T20:49:18Z : No. of bitstreams: 1 goulartsobrinho_ef_me_ilha.pdf: 944900 bytes, checksum: 47dc5d964428b7cb8bd18e1e00e1d994 (MD5)<br>Coordenação de Aperfeiçoamento de Pessoal de Nível Superior (CAPES)<br>Neste trabalho descreve-se uma metodologia para síntese e otimização de circuitos digitais, usando a teoria de algoritmos evolutivos e como plataforma os dispositivos reconfiguráveis, denominada Hardware Evolutivo do inglês- Evolvable Hardware - EHW. O EHW,
APA, Harvard, Vancouver, ISO, and other styles
9

Nafkha, Amor. "A geometrical approach detector for solving the combinatorial optimisation problem : application in wireless communication systems." Lorient, 2006. http://www.theses.fr/2006LORIS067.

Full text
Abstract:
Cette thèse s'intéresse à la résolution du problème classique de décodage d'un mélange linéaire entaché d'un bruit additif gaussien. A partir d'une observation bruitée: y = Hx+b, d'un vecteur d'entiers x mélangé linéairement par une matrice H connue, b étant un vecteur de bruit, on cherche le vecteur x minimisant la distance Euclidienne entre y et le vecteur Hx. Ce problème est réputé NP-complet. Il intervient dans un grand nombre de systèmes de télécommunications (MIMO, MC-CDMA, etc. ). Nous proposons dans cette thèse un algorithme de résolution quasi optimal de ce problème et bien adapté à u
APA, Harvard, Vancouver, ISO, and other styles
10

Goulart, Sobrinho Edilton Furquim. "Uma ferramenta alternativa para síntese de circuitos lógicos usando a técnica de circuito evolutivo /." Ilha Solteira : [s.n.], 2007. http://hdl.handle.net/11449/87253.

Full text
Abstract:
Orientador: Suely Cunha Amaro Mantovani<br>Banca: José Raimundo de Oliveira<br>Banca: Nobuo Oki<br>Resumo: Neste trabalho descreve-se uma metodologia para síntese e otimização de circuitos digitais, usando a teoria de algoritmos evolutivos e como plataforma os dispositivos reconfiguráveis, denominada Hardware Evolutivo do inglês- Evolvable Hardware - EHW. O EHW, tornou-se viável com o desenvolvimento em grande escala dos dispositivos reconfiguráveis, Programmable Logic Devices (PLD’s), cuja arquitetura e função podem ser determinadas por programação. Cada circuito pode ser representado como um
APA, Harvard, Vancouver, ISO, and other styles
More sources

Books on the topic "Combinatorial circuits"

1

Lengauer, T. Combinatorial algorithms for integrated circuit layout. Stuttgart: B.G. Teubner, 1990.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
2

Lengauer, Thomas. Combinatorial algorithms for integrated circuit layout. Chichester: Wiley, 1990.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
3

Engineering genetic circuits. Boca Raton: Chapman & Hall/CRC, 2010.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
4

Lengauer, Thomas. Combinatorial Algorithms for Integrated Circuit Layout. Wiesbaden: Vieweg+Teubner Verlag, 1990. http://dx.doi.org/10.1007/978-3-322-92106-2.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Lengauer, T. Combinatorial Algorithms for Integrated Circuit Layout. Wiesbaden: Vieweg+Teubner Verlag, 1992.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
6

International Conference on Microreaction Technology (1st 1997). Microreaction technology: Proceedings of the First International Conference on Microreaction Technology. Berlin: Springer, 1998.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
7

Braun, Jaromír. Kombinatorické metody v analýze a modelování elektronických soustav. Praha: Academia, 1990.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
8

Barg, Alexander, and O. R. Musin. Discrete geometry and algebraic combinatorics. Providence, Rhode Island: American Mathematical Society, 2014.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
9

Myasnikov, Alexei G. Non-commutative cryptography and complexity of group-theoretic problems. Providence, R.I: American Mathematical Society, 2011.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
10

Morse, Robert Fitzgerald, editor of compilation, Nikolova-Popova, Daniela, 1952- editor of compilation, and Witherspoon, Sarah J., 1966- editor of compilation, eds. Group theory, combinatorics and computing: International Conference in honor of Daniela Nikolova-Popova's 60th birthday on Group Theory, Combinatorics and Computing, October 3-8, 2012, Florida Atlantic University, Boca Raton, Florida. Providence, Rhode Island: American Mathematical Society, 2013.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
More sources

Book chapters on the topic "Combinatorial circuits"

1

Tietze, Ulrich, Christoph Schenk, and Eberhard Gamm. "Combinatorial Circuits." In Electronic Circuits, 635–58. Berlin, Heidelberg: Springer Berlin Heidelberg, 2008. http://dx.doi.org/10.1007/978-3-540-78655-9_8.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Adam, Hans-Joachim, and Mathias Adam. "Combinatorial Circuits with PLC." In PLC Programming In Instruction List According To IEC 61131-3, 69–87. Berlin, Heidelberg: Springer Berlin Heidelberg, 2022. http://dx.doi.org/10.1007/978-3-662-65254-1_5.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Donovan, Zola, K. Subramani, and Vahan Mkrtchyan. "Disjoint Clustering in Combinatorial Circuits." In Lecture Notes in Computer Science, 201–13. Cham: Springer International Publishing, 2019. http://dx.doi.org/10.1007/978-3-030-25005-8_17.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Groote, Jan Friso, Rolf Morel, Julien Schmaltz, and Adam Watkins. "Basic components and combinatorial circuits." In Logic Gates, Circuits, Processors, Compilers and Computers, 1–22. Cham: Springer International Publishing, 2021. http://dx.doi.org/10.1007/978-3-030-68553-9_1.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Mankowski, Michal, and Mikhail Moshkov. "Circuits and Cost Functions." In Dynamic Programming Multi-Objective Combinatorial Optimization, 17–27. Cham: Springer International Publishing, 2021. http://dx.doi.org/10.1007/978-3-030-63920-4_2.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Donovan, Zola, Vahan Mkrtchyan, and K. Subramani. "On Clustering Without Replication in Combinatorial Circuits." In Combinatorial Optimization and Applications, 334–47. Cham: Springer International Publishing, 2015. http://dx.doi.org/10.1007/978-3-319-26626-8_25.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Ellis, Samuel J., Titus H. Klinge, and James I. Lathrop. "Robust Combinatorial Circuits in Chemical Reaction Networks." In Theory and Practice of Natural Computing, 178–89. Cham: Springer International Publishing, 2017. http://dx.doi.org/10.1007/978-3-319-71069-3_14.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Hoory, Shlomo, Avner Magen, and Toniann Pitassi. "Monotone Circuits for the Majority Function." In Approximation, Randomization, and Combinatorial Optimization. Algorithms and Techniques, 410–25. Berlin, Heidelberg: Springer Berlin Heidelberg, 2006. http://dx.doi.org/10.1007/11830924_38.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Gupta, Meenakshi, Vikram Kumar Kamboj, and R. K. Sharma. "A novel hybrid GWO-PS based solution approach for combinatorial unit commitment problem." In Intelligent Circuits and Systems, 417–24. London: CRC Press, 2021. http://dx.doi.org/10.1201/9781003129103-65.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Klivans, Adam R. "On the Derandomization of Constant Depth Circuits." In Approximation, Randomization, and Combinatorial Optimization: Algorithms and Techniques, 249–60. Berlin, Heidelberg: Springer Berlin Heidelberg, 2001. http://dx.doi.org/10.1007/3-540-44666-4_28.

Full text
APA, Harvard, Vancouver, ISO, and other styles

Conference papers on the topic "Combinatorial circuits"

1

Wirth, Gilson I., Michele G. Vieira, Egas Henes Neto, and F. G. L. Kastensmidt. "Single event transients in combinatorial circuits." In the 18th annual symposium. New York, New York, USA: ACM Press, 2005. http://dx.doi.org/10.1145/1081081.1081115.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Wirth, Gilson I., Michele G. Vieira, Egas Henes Neto, and F. G. L. Kastensmidt. "Single Event Transients in Combinatorial Circuits." In 2005 18th Symposium on Integrated Circuits and Systems Design. IEEE, 2005. http://dx.doi.org/10.1109/sbcci.2005.4286843.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Kiselyov, Oleg, Kedar N. Swadi, and Walid Taha. "A methodology for generating verified combinatorial circuits." In the fourth ACM international conference. New York, New York, USA: ACM Press, 2004. http://dx.doi.org/10.1145/1017753.1017794.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Serlet, B. P. "Fast, small, and static combinatorial CMOS circuits." In 24th ACM/IEEE conference proceedings. New York, New York, USA: ACM Press, 1987. http://dx.doi.org/10.1145/37888.37955.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Strukov, Dmitri. "Solving Combinatorial Optimization Problems with Nanoelectronic Neuromorphic Circuits." In Neuromorphic Materials, Devices, Circuits and Systems. València: FUNDACIO DE LA COMUNITAT VALENCIANA SCITO, 2023. http://dx.doi.org/10.29363/nanoge.neumatdecas.2023.006.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Oraon, Neha, and Madhav Rao. "Delay approximation for nanomagnetic logic based combinatorial circuits." In 2019 IEEE 14th International Conference on Nano/Micro Engineered and Molecular Systems (NEMS). IEEE, 2019. http://dx.doi.org/10.1109/nems.2019.8915607.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Srivastava, Atul K., and Hariom Gupta. "Cluster growth technique for combinatorial evolvable digital circuits." In 2014 Seventh International Conference on Contemporary Computing (IC3). IEEE, 2014. http://dx.doi.org/10.1109/ic3.2014.6897189.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Guindi, R. S. "Gate-leakage estimation and minimization in CMOS combinatorial circuits." In Proceedings of the 15th International Conference on Microelectronics. IEEE, 2003. http://dx.doi.org/10.1109/icm.2003.238361.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Kechichian, Al-Khalili, and Al-Khalili. "Optimizing CMOS combinatorial circuits using multiple attribute decision making techniques." In Proceedings of Canadian Conference on Electrical and Computer Engineering CCECE-94. IEEE, 1994. http://dx.doi.org/10.1109/ccece.1994.405810.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Kitamichi, J., H. Kageyama, and N. Funabiki. "Formal verification method for combinatorial circuits at high level design." In Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198). IEEE, 1999. http://dx.doi.org/10.1109/aspdac.1999.760023.

Full text
APA, Harvard, Vancouver, ISO, and other styles
You might also be interested in the extended bibliographies on the topic 'Combinatorial circuits' for particular source types:
Journal articles Dissertations / Theses Books
We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!

To the bibliography