To see the other types of publications on this topic, follow the link: Continuous-time Delta-Sigma modulator.
Dissertations / Theses on the topic 'Continuous-time Delta-Sigma modulator'
Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles
Consult the top 50 dissertations / theses for your research on the topic 'Continuous-time Delta-Sigma modulator.'
Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.
You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.
Browse dissertations / theses on a wide variety of disciplines and organise your bibliography correctly.
1
Yang, Xi S. M. Massachusetts Institute of Technology. "Design of a continuous-time bandpass delta-sigma modulator." Thesis, Massachusetts Institute of Technology, 2014. http://hdl.handle.net/1721.1/87939.
Full textAbstract:
Thesis: S.M., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2014.Cataloged from PDF version of thesis.
Includes bibliographical references (pages 103-105).
An 8th-order continuous-time (CT) bandpass delta-sigma modulator has been designed and simulated in a 65 nm CMOS process. This modulator achieves in simulation 25 MHz signal bandwidth at 250 MHz center frequency with a signal-to- noise ratio (SNR) of 75.5 dB. The modulator samples at 1 GS/s while consuming 319 mW. On the system level, the feedback topology secures stability for the 8th-order system, achieving a maximum stable input range of -1.9 dBFS. A 2.5-V/1.2-V dual-supply loop filter with a feed-forward coupling path has been proposed to suppress noise and distortion. On the transistor level, a 5th -order dual-supply feed-forward operational amplifier (op amp) and a 4th-order single-supply feed-forward op amp have been designed to enable high modulator linearity and coefficient accuracy.
by Xi Yang.
S.M.
2
Ding, Chongjun [Verfasser], and Yiannos [Akademischer Betreuer] Manoli. "Design study of high-speed continuous-time delta-sigma modulator." Freiburg : Universität, 2016. http://d-nb.info/1122647026/34.
Full text
3
Juang, Philip Weimin 1978. "A continuous time sigma-delta modulator for digitizing carrier band measurements." Thesis, Massachusetts Institute of Technology, 2001. http://hdl.handle.net/1721.1/86681.
Full textAbstract:
Thesis (M.Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2001.Includes bibliographical references (p. 135-136).
by Philip Weimin Juang.
M.Eng.
4
Chu, Chao [Verfasser]. "A high speed/high linearity continuous-time delta-sigma modulator / Chao Chu." Ulm : Universität Ulm, 2017. http://d-nb.info/1147848033/34.
Full text
5
Chi, Jiazuo. "Micro-Power Inverter-Based Continuous-Time Sigma-Delta Modulator for Biosensor Applications." Thesis, KTH, Skolan för informations- och kommunikationsteknik (ICT), 2014. http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-177367.
Full textAbstract:
Biosensor applications have made promising progress during the last decade, presenting potentials and challenges at the same time. Meanwhile, digital signal processing (DSP) has become even more powerful than before, due to Moore's Law. Bridging the biosensor applications and the digital circuits, analog-to-digital converters (ADCs) are a critical block that inuences the performance of the entire system, in terms of speed, accuracy and power. Particularly, incremental ΣΔ (IΣΔ) ADCs have recently received increasing research interest because of their high-resolution feature and the ability to time-multiplex different channels of input signals, making them especially suitable for neuro-science studies and brain-computer-interface (BCI). However, IΣΔ ADCs are less power-ecient than traditional ΣΔ ADCs. To improve the power eciency and reduce the chip size, an inverter-based continuous-time (CT) Sigma-Delta (ΣΔ) modulator is proposed, to be integrated in a two-step I(ΣΔ) ADC previously designed. Inverter-based operational transconductance amplifers (OTA) have recently demonstrated their high power efficiency in multiple ΣΔ modulators, most of which are discrete-time (DT) implementation. CT implementation is investigated in this thesis for the possibility to further reduce power consumption, due to its more relaxed requirements on bandwidth and settling compared to the DT counterpart. In the circuit implementation of the modulator, fully-differential topology is used in inverter-based CT ΣΔ ADCs for the rst time. Compared to pseudo-differential topology, fully-differential topology has more precise control on the operating point and the quiescent power. The post-layout simulation result shows that the modulator achieves a peak SNDR of 58.1 dB, and a dynamic range of 65.9 dB. The entire modulator consumes 1.28 μW from a 1.2 V supply voltage, on a chip area of only 0.07 mm2. This corresponds to a FoM of 243 fJ/(conv. step).
6
Yoon, Do Yeon. "A continuous-time multi-stage noise-shaping delta-sigma modulator with analog delay." Thesis, Massachusetts Institute of Technology, 2012. http://hdl.handle.net/1721.1/75689.
Full textAbstract:
Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2012.Cataloged from PDF version of thesis.
Includes bibliographical references (p. 73-75).
A new continuous-time multi-stage noise-shaping delta-sigma modulator has been designed. This modulator provides high resolution and robust stability characteristics which are the primary advantages of the conventional multi-stage noise-shaping architecture. At the same time, previous critical challenges that degraded the overall performance of multi-stage noise-shaping delta-sigma modulators are eliminated through several unique techniques. Additionally, these techniques relax the requirements of each component of the proposed delta-sigma modulator. As a result, this new delta-sigma modulator architecture can provide several advantages that are not obtainable in other modulator architectures.
by Do Yeon Yoon.
S.M.
7
Pěček, Lukáš. "Návrh Sigma Delta AD převodníku pro senzorové aplikace." Master's thesis, Vysoké učení technické v Brně. Fakulta elektrotechniky a komunikačních technologií, 2017. http://www.nusl.cz/ntk/nusl-317221.
Full textAbstract:
This diploma thesis deals with the design of a sigma delta AD converter for a sensor application of junction temperature measurement in the automotive environment. A modified continuous time current mode modulator structure was designed. Its advantage lies in shifting and extending an input voltage range to work with signals from 0 V to 1,2 with a high impedance input and a relatively low hardware complexity. The functionality was verified by a behavioral model in the Simulink environment and then by transistor level simulation in CADENCE environment using ONC18/I4T technology.
8
Liu, Xuemei. "Design of a 125 mhz tunable continuous-time bandpass modulator for wireless IF applications." Texas A&M University, 2004. http://hdl.handle.net/1969.1/3257.
Full textAbstract:
Bandpass sigma-delta modulators combine oversampling and noise shaping to get
very high resolution in a limited bandwidth. They are widely used in applications that
require narrowband high-resolution conversion at high frequencies. In recent years interests
have been seen in wireless system and software radio using sigma-delta modulators to
digitize signals near the front end of radio receivers. Such applications necessitate clocking
the modulators at a high frequency (MHz or above). Therefore a loop filter is required in
continuous-time circuits (e.g., using transconductors and integrators) rather than discretetime
circuits (e.g., using switched capacitors) where the maximum clocking rate is limited
by the bandwidth of Opamp, switchÂs speed and settling-time of the circuitry.
In this work, the design of a CMOS fourth-order bandpass sigma-delta modulator clocking
at 500 MHz for direct conversion of narrowband signals at 125 MHz is presented. A new
calibration scheme is proposed for the best signal-to-noise-distortion-ratio (SNDR) of the
modulator. The continuous-time loop filter is based on Gm-C resonators. A novel
transconductance amplifier has been developed with high linearity at high frequency. Qfactor
of filter is enhanced by tunable negative impedance which cancels the finite output
impendence of OTA. The fourth-order modulator is implemented using 0.35 mm triplemetal
standard analog CMOS technology. Postlayout simulation in CADENCE
demonstrates that the modulator achieves a SNDR of 50 dB (~8 bit) performance over a 1
MHz bandwidth. The modulatorÂs power consumption is 302 mW from supply power of ±
1.65V.
9
Melo, João Luís Alvernaz de. "Design of a Continuous-Time (CT) Sigma-Delta modulator for class D audio power amplifiers." Master's thesis, Faculdade de Ciências e Tecnologia, 2010. http://hdl.handle.net/10362/13154.
Full text
10
Yoon, Do Yeon. "A continuous-time multi-stage noise-shaping delta-sigma modulator for next generation wireless applications." Thesis, Massachusetts Institute of Technology, 2015. http://hdl.handle.net/1721.1/99854.
Full textAbstract:
Thesis: Ph. D., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2015.Cataloged from PDF version of thesis.
Includes bibliographical references (pages 115-121).
A continuous-time (CT) delta-sigma ([delta][sigma]) modulator for modern wireless communication applications is investigated in this thesis. Quantization noise is suppressed aggressively by increasing the effective order of the noise transfer function (NTF). In order to increase the effective order of the NTF, a 2-loop sturdy multi-stage noise-shaping (SMASH) architecture is utilized. The proposed CT SMASH architecture has a much wider signal bandwidth which was limited in the discrete-time (DT) SMASH architecture due to the inherent sampling frequency limitation of the DT implementation. Furthermore, the proposed CT SMASH architecture provides a better quantization noise suppression capability than the DT SMASH architecture by more completely canceling the quantization noise from the first loop. The CT SMASH architecture is implemented with several circuit techniques suitable for high operation speed. These circuit techniques allow the proposed CT [delta][sigma] modulator to achieve wide bandwidth, high resolution, and low power consumption for modern wireless communication applications. As a result, the prototype fabricated in 28nm CMOS achieves DR of 85dB, peak SNDR of 74.9dB, SFDR of 89.3dBc and Schreier FOM of 172.9dB over a 50MHz bandwidth at a 1.8GHz sampling frequency.
by Do Yeon Yoon.
Ph. D.
11
Pereira, Nuno Ruben Ferreira. "Implementation of a sigma delta modulator for a class D audio power amplifier." Master's thesis, Faculdade de Ciências e Tecnologia, 2013. http://hdl.handle.net/10362/10046.
Full text
12
Dobson, Kevin. "A 100 MHz 6th Order Continuous Time Band-Pass Sigma Delta Modulator with Active Inductor Resonators." Thesis, The George Washington University, 2016. http://pqdtopen.proquest.com/#viewpdf?dispub=10085732.
Full textAbstract:
Band-Pass Sigma Delta Modulators allow for the digitization of a carrier signal directly without frequency down conversion to baseband. This results in a simpler and more economical RF receiver front end. The holy grail of signal processing is to develop a Band-Pass Analog to Digital Converter operating at a high enough frequency to digitize high frequency RF signals such as Wi-Fi or cell phone carriers without the need for complicated Filters, Mixers and Amplifiers in the receiver front end.
Continuous Time Band-Pass Sigma Delta Analog to Digital Converters are potentially one technology that can be used to realize this goal because of their ability to operate at higher frequencies than their switched capacitor counterparts. Current Continuous Time Band-Pass Sigma Delta Modulators utilize LC circuits as resonators. This leads to a design that occupies a large die area. In fact, in many designs the area of the spiral inductors occupies more than half the design area. Another drawback of using spiral inductors is the limited quality factor. In order for there to be a high dynamic range at the output of a sigma delta modulator it is necessary to have resonators with high quality factors. We investigate the effects of replacing spiral inductors with high quality factor active inductor resonators with negative impedance circuits.
CMOS is a fairly cheap technology when compared to other ASIC design technologies. It also offers lower power consumption but its operating frequencies are somewhat lower. We have chosen to use CMOS technology for our design because of its economy and low power consumption. We have been able to design and simulate a 6th order, continuous time Band-Pass Sigma Delta modulator in IBM 0.18u cmrf7sf CMOS technology. Cadence schematic simulations show a modulator with a high dynamic range and decreased area usage.
Pad to pad simulation of the extracted layout in Cadence yields an enhanced peak SNDR of 73 dB with a noise bandwidth of 36 kHz and a power consumption of 12 mW. This modulator occupies 2.05 mm2 of active die area.
13
ALGHAMDI, ALI SAAD. "DESIGN AND PERFORMANCE ANALYSIS OF AN OPTICAL PROTERETIC DELTA-SIGMA MODULATOR." OpenSIUC, 2017. https://opensiuc.lib.siu.edu/dissertations/1331.
Full textAbstract:
This dissertation is a contribution toward developing all-optical binary delta sigma modulator (BDSM) [27] by changing its bistability to proteretic bistability in order to increase the modulator bandwidth frequency. An innovative delta sigma modulator called proteretic binary delta sigma modulator (PBDSM), which is optically compatible, is investigated theoretically and by modeling and simulation and its bandwidth superiority is proven. The time interval of PBDSM Δt calculation is driven and dynamic performance measure of PBDSM comparing to previous related work is computed, modeled and simulated. Modeling and simulations are based on Matlab-Simulink for ideal environment testing. The basic components of BDSM are the leaky integrator and the bi-stable device. Thus, the focus was on improving the bi-stable device to overcome the bandwidth limitation toward THz modulation frequency in optical domain. Consequently, proteresis bistability was investigated in semi-practical domain, using Matlab-Simulink function, for clear realization of its input-output characteristics and compared with the corresponding hysteresis bistability. The contribution in this research, regarding proteresis bi-stable device design, can be implemented in current technologies, both optical and electrical, of continuous-time delta sigma modulation. Furthermore, the new design showed capability and more flexibility in manipulating its output form and it showed more control on the way of conducting delta sigma modulator error correction.
14
Talebzadeh, Jafar. "A continuous-time time-interleaved delta-sigma modulator with a novel solution to the delayless feedback path problem for high bandwidth applications." Thesis, University of Westminster, 2017. https://westminsterresearch.westminster.ac.uk/item/q3z21/a-continuous-time-time-interleaved-delta-sigma-modulator-with-a-novel-solution-to-the-delayless-feedback-path-problem-for-high-bandwidth-applications.
Full text
15
Aguirre, Paulo Cesar Comassetto de. "Projeto e análise de moduladores sigma-delta em tempo contínuo aplicados à conversão AD." reponame:Biblioteca Digital de Teses e Dissertações da UFRGS, 2014. http://hdl.handle.net/10183/105065.
Full textAbstract:
Conversores analógico-digitais (ADCs) têm papel fundamental na implementação dos sistemas-em-chip, do inglês System-on-Chip (SoC), atuais. Em razão dos requisitos destes sistemas e dos compromissos entre as características fundamentais dos ADCs, como largura de banda, consumo de energia e exatidão, diversas topologias e estratégias para sua implementação em circuitos integrados (CIs) têm sido desenvolvidas através dos tempos. Dentre estas topologias, os conversores sigma-delta (SDC) têm se destacado pela versatilidade, aliada ao baixo consumo e excelente exatidão. Inicialmente desenvolvidos e empregados para a conversão de sinais de baixa frequência e com operação em tempo discreto (DT), esta classe de conversores têm evoluído e nos últimos anos está sendo desenvolvida para operar em tempo contínuo e ser empregada na conversão de sinais com frequências de centenas de kHz a dezenas de MHz. Neste trabalho, os moduladores sigma-delta em tempo contínuo (SDMs-CT) são estudados, visando sua aplicação à conversão analógico-digital (AD). Os SDMs-CT oferecem vantagens significativas sobre seus homólogos em tempo discreto, como menor consumo de energia, maior largura de banda do sinal de entrada e filtro anti-alias, do inglês anti-alias filter (AAF), implícito. Entretanto, os SDMs-CT apresentam limitações adicionais, responsáveis pela degradação de seu desempenho, como os efeitos do jitter do sinal de relógio, o atraso excessivo do laço de realimentação, do inglês Excess Loop Delay (ELD), e as limitações impostas aos integradores analógicos. Após o estudo e análise de SDMs-CT e de suas limitações, foi desenvolvido um modelo comportamental no ambiente Matlab/Simulink R , que permite a simulação do impacto destas limitações no modulador, possibilitando a obtenção de uma estimativa mais aproximada do seu desempenho. Com base nestas simulações foi possível a determinação das especificações mínimas de cada bloco analógico que compõe o modulador (como o slew rate, a frequência de ganho unitário (fu) e o ganho DC dos amplificadores operacionais utilizados nos integradores) e os valores toleráveis de ELD e jitter do sinal de relógio. Adicionalmente, neste trabalho foi desenvolvida uma metodologia para simulação de SDMs-CT compostos por DACs a capacitor chaveado e resistor, do inglês Switched-Capacitor-Resistor (SCR). Com base neste modelo e no estudo das diferentes topologias de SDMs, um circuito foi desenvolvido para aplicação em receptores de RF, sendo do tipo passa-baixas de laço único, do inglês single-loop, single-bit, de terceira ordem, voltado ao baixo consumo de energia. Este circuito foi desenvolvido em tecnologia CMOS IBM de 130 nanômetros, tendo sido enviado para fabricação. Através das simulações pós-leiaute realizadas espera-se que seu desempenho fique próximo ao que tem sido publicado recentemente sobre SDMs-CT passa-baixas de laço único e single-bit.Analog-to-Digital Converters (ADCs) play a fundamental role in the implementation of current systems-on-chip (SoC). Due to the requirements of these systems and the tradeoffs between the main ADCs characteristics, such as signal bandwidth, power consumption and accuracy, many topologies and strategies for their implementation in integrated circuits (ICs) have been developed through the ages. Among these topologies, the sigmadelta converters (SDC) have highlighted the versatility combined with low power consumption and excellent accuracy. Initially developed and used for the conversion of low frequency signals and operation in the discrete time (DT) domain, this class of converters have been evolved and developed over the past to operate in continuous time domain for the conversion of signals with frequencies of hundreds of kHz up to tens of MHz. In this work, continuous time sigma-delta modulators (CT-SDMs) are studied focusing its application to the analog-to-digital (AD) conversion. CT-SDMs offer significant advantages over their discrete-time counterparts, such as lower power consumption, higher input signal bandwidth and implicit anti-alias filter (AAF). However, CT-SDMs present additional limitations that are responsible for their performance degradation, such as the clock jitter, Excess Loop Delay (ELD) and the limitations imposed on the analog integrators. After the study and analysis of CT-SDMs and their performance limitations, a behavioral model approach was developed in the Matlab/Simulink R environment, which allows the simulation of the limitations impact on the modulator, allowing the obteinment of a more accurate estimate of its performance. Based on these simulations it was possible to determine the minimum specifications for each block that composes the analog modulator (such as slew rate, the unity gain frequency (fu) and the DC gain of the operational amplifiers used in integrators) and tolerable values of ELD and clock jitter. Additionally, it was developed in this work a methodology for simulate CT-SDMs with Switched-Capacitor- Resistor (SCR) DACs that provide exponential waveforms. Based on this model and the study of different SDMs topologies, it was developed a low-pass, single-loop, single-bit, third order circuit focused on low-power intended for application in RF receivers. This circuit was developed in an IBM 130 nanometers CMOS technology, and was send to manufacturing. Based on the post-layout simulations it is expected to have performance close to what has been recently published of low-pass, single-loop, single-bit CT-SDMs.
16
Mariano, André Augusto. "Mixed Simulations and Design of a Wideband Continuous-Time Bandpass Delta-Sigma Converter Dedicated to Software Dfined Radio Applications." Thesis, Bordeaux 1, 2008. http://www.theses.fr/2008BOR13644/document.
Full textAbstract:
La chaîne de réception des téléphones mobiles de dernière génération utilisent au moins deux étages de transposition en fréquence avant d'effectuer la démodulation en quadrature. La transposition en fréquence augmente la complexité du système et engendre de nombreux problèmes tels que la limitation de l'échelle dynamique et l'introduction de bruit issu de l'oscillateur local. Il est alors nécessaire d'envisager une numérisation du signal le plus près possible de l'antenne. Cette dernière permet la conversion directe d'un signal analogique en un signal numérique à des fréquences intermédiaires. Elle simplifie ainsi la conception globale du système et limite les problèmes liés aux mélangeurs. Pour cela, des architectures moins conventionnelles doivent être développées, comme la conversion analogique-numérique utilisant la modulation Sigma-Delta à temps continu. La modélisation comportementale de ce convertisseur analogique-numérique, ainsi que la conception des principaux blocs ont donc été l'objet de cette thèse. L'application d'une méthodologie de conception avancée, permettant la simulation mixte des blocs fonctionnels à différents niveaux d'abstraction, a permis de valider aussi bien la conception des circuits que le système global de conversion. En utilisant une architecture à multiples boucles de retour avec un quantificateur multi-bit, le convertisseur Sigma-Delta passe bande à temps continu atteint un rapport signal sur bruit (SNR) d'environ 76 dB dans une large bande de 20MHzWireless front-end receivers of last generation mobile devices operate at least two frequency translations before I/Q demodulation. Frequency translation increases the system complexity, introducing several problems associated with the mixers (dynamic range limitation, noise injection from the local oscillator, etc.). Herein, the position of the analog-to-digital interface in the receiver chain can play an important role. Moving the analog-to-digital converter (ADC) as near as possible to the antenna, permits to simplify the overall system design and to alleviate requirements associated with analog functions (filters, mixers). These currently requirements have led to a great effort in designing improved architectures as Continuous-Time Delta-Sigma ADCs. The behavioural modeling this converter, although the circuit design of the main blocks has been the subject of this thesis. The use of an advanced design methodology, allowing the mixed simulation at different levels of abstraction, allows to validate both the circuit design and the overall system conversion. Using a multi-feedback architecture associated with a multi-bit quantizer, the continuous-time Bandpass Delta-Sigma converter achieves a SNR of about 76 dB in a wide band of 20MHz
17
Öberg, Eric, and Gustav Kindeskog. "16 GS/s Continuous-Time ΣΔ Modulator in a 22 nm SOI Process : a Simulation and Feasibility Study." Thesis, Linköpings universitet, Tekniska fakulteten, 2018. http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-155781.
Full textAbstract:
With a reference specification model in terms of 8 GS/s Sigma Delta Modulator in a 28 nm CMOS process consuming 890 mW, the purpose with this thesis is to construct a similar and simpler model but with higher specification demands. In a 22 nm SOI process with an input signal bandwidth of 500 MHz sampled at 16 GS/s with a power consumption below 2 W, the objective is to design a Continuous-Time Sigma Delta Modulator with verified simulated functionality on a transistor level basis. This specification is accomplished - with a power consumption in total of 75 mW. The design methodology is divided into an integrator part along with a quantizer and feedback DAC part. A top-down strategy is carried out starting with an ideal high level Verilog-A model for the complete system, followed by a hardware implementation on transistor level.
18
PATEL, VIPUL J. "BEHAVIORAL SIMULATION AND SYNTHESIS ENVIRONMENT FOR CONTINUOUS-TIME SINGLE-LOOP SINGLE-BIT BASEBAND DELTA-SIGMA ANALOG-TO-DIGITAL MODULATORS." University of Cincinnati / OhioLINK, 2006. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1147473065.
Full text
19
Hardy, Emmanuel. "Etude et développement d'un amplificateur audio de classe D intégré haute performance et basse consommation." Thesis, Aix-Marseille, 2013. http://www.theses.fr/2013AIXM4722/document.
Full textAbstract:
De nombreux dispositifs embarqués récents comme les téléphones portables, les GPS ou encore les consoles de jeu, possèdent un ou des haut-parleurs, chacun étant piloté par un amplificateur audio sur circuit intégré. De tels amplificateurs audio doivent répondre le mieux possible à quatre contraintes : une qualité audio satisfaisante, une immunité aux perturbations induites par le système, une faible consommation et une surface de silicium minimale. Ce travail de thèse sous contrat CIFRE a pour origine la création de l’entreprise Primachip en mai 2009 par Christian Dufaza et Hassan Ihs. Cette startup a été bâtie sur une architecture innovante d’amplificateur audio de classe D intégré. Son originalité repose sur le principe de rétroaction partielle qui s’applique à une boucle contenant un modulateur numérique Delta Sigma (ΔΣ) qui pilote l’étage de puissance et un convertisseur analogique-numérique (ADC) effectuant la rétroaction. Cela permet d’obtenir la stabilité de cette boucle tout en offrant une excellente réjection des bruits de l’étage de puissance. Un prototype sur silicium de l’architecture d’amplificateur de classe D numérique a été conçu et fabriqué. Un nouvel ADC ΔΣ temps continu a été développé pour ce prototype, afin d’obtenir des performances supérieures ou égales à l’état de l’art. Les résultats obtenus sur le circuit se sont révélés encourageants, bien que toutes les spécifications n’aient pas été atteintes. L’analyse des erreurs de ce premier circuit doit permettre la réalisation d’un amplificateur intégré exploitant au mieux cette architecture de classe D numériqueMost current embedded devices, such as smartphones, GPS or portable consoles, feature one speaker or more, those speakers being driven by an integrated audio amplifier. This type of amplifier must meet four specifications: an adequate audio quality, to be immune to system disturbances, low power consumption and the smallest silicon area. This work takes its origin from the creation of Primachip in May 2009 by Christian Dufaza and Hassan Ihs. The aim of this startup was to develop and sell an innovative audio class-D amplifier for mobile market: the digital class-D concept. A partnership with the IM2NP laboratory was decided to propose a PhD topic under CIFRE contract (PhD in an industrial environment), in order to study and improve the amplifier architecture. Its originality is in the partial feedback concept which applies to a loop made of a digital ΔΣ modulator driving the power stage, with an analogue-to-digital converter (ADC) in the feedback path. It makes it possible to achieve stability while offering an outstanding power supply rejection. An integrated prototype of the class-D amplifier was designed, fabricated and evaluated. A new continuous-time ΔΣ ADC has been added to enable the digital class-D loop to achieve performances superior or equal to state of the art. The circuit measurement results were encouraging, although not ideal. The analysis of the prototype errors was performed. The conclusions should allow the design of an integrated audio amplifier making the best of the digital class-D architecture
20
Baltolu, Anthony. "Etude et conception analogique d’architectures d’acquisition acoustique très faible consommation pour applications mobiles." Thesis, Bordeaux, 2018. http://www.theses.fr/2018BORD0339/document.
Full textAbstract:
Les récentes avancées technologiques des microphones de type microsystème électromécanique (MEMS) leurs permettent une utilisation sur une large gamme d’amplitudes sonores. Leur niveau de bruit ayant baissé, il devient possible de capter des sons provenant d’une distance plus lointaine, tandis que l’augmentation de leur pression acoustique maximale leur permet de ne pas saturer dans un environnement très bruyant de type concert ou évènement sportif. Ainsi le système électronique de conversion analogique-numérique connecté au microphone devient l’élément limitant les performances du système d’acquisition acoustique. Un besoin de nouvelles architectures de conversion analogique-numérique ayant une plage dynamique augmentée se fait donc ressentir. Par ailleurs, ces microphones étant de plus en plus utilisés dans des systèmes fonctionnant sur batterie, la contrainte de limitation de la consommation devient importante.Dans la bande de fréquences audio, les convertisseurs analogiques-numériques de type sigma-delta sont les plus aptes à obtenir une grande résolution combinée à une faible consommation. Ils sont divisés en deux grandes familles: ceux à temps discret utilisant principalement des circuits à capacités commutées, et ceux à temps continu utilisant des circuits classiques. Cette thèse se concentre sur l’étude et la conception de chacun des deux types de convertisseurs sigma delta, en insistant sur la faible consommation, le faible coût de production (surface occupée) et la robustesse du circuit, cela en vue d’une production de masse pour équipements portables.La conception d’un convertisseur analogique numérique de type sigma-delta à temps discret a été réalisé, ce dernier atteignant un rapport signal sur bruit de 100 décibels sur une bande de 24kHz, pour une puissance consommée de seulement 480μW. Pour limiter la consommation, de nouveaux amplificateurs à base d’inverseurs sont utilisés, et dont la robustesse contre les variations du procédé de fabrication ou de la température a été améliorée. Les spécifications ont été définies grâce au développement d’un modèle de haut-niveau précis, ce qui permet d’éviter le surdimensionnement tout en atteignant les performances voulues. Enfin, un grand ratio de suréchantillonnage a été choisi afin de réduire l’espace utilisé par les capacités commutées, minimisant le coût de fabrication.Après une étude théorique de l’équivalence entre les modulateurs sigma-delta à temps discret et à temps continu, ainsi que des spécificités propres aux modulateurs à temps continu, une réalisation de ces derniers a été effectuée. Celui-ci atteint un rapport signal sur bruit de 95 décibels sur une bande de fréquence de 24kHz, tout en consommant 142μW. Pour réduire la consommation ainsi que l’espace utilisé, un filtre de boucle du second-ordre a été réalisé avec un seul amplificateur, et le quantificateur fait aussi office d’intégrateur grâce à l’utilisation d’une structure d’oscillateurs contrôlés en tension. Ce quantificateur à base d’oscillateurs est réalisé par des cellules numériques, réduisant la consommation et l’espace utilisé, mais est hautement non-linéaire. Cette non-linéarité a été prise en compte par des choix architecturaux afin de ne pas réduire les performances finales du modulateurThe recent technological advances in microelectromechanical system (MEMS) microphones allow them to be used on a large sound amplitude range. Due to their lower noise level, it becomes possible to capture sound from a faraway distance, while their increased acoustic overload point gives them the ability to capture sound without saturation in a loud environment like a concert or a sport event. Thus, the electronic analog / digital conversion system connected to the microphone becomes the limiting element of the acoustic acquisition system performance. There is then a need for a new analog / digital conversion architecture which has an increased dynamic range. Furthermore, since more and more of these microphones are used in battery-powered devices, the power consumption limitation constraint becomes of high importance.In the audio frequency band, the sigma-delta analog / digital converters are the ones most able to provide a high dynamic range combined to a limited power consumption. They are split in two families: the discrete-time ones using switched-capacitors circuits and the continuous-time ones using more classical structures. This thesis concentrates on the study and the design of both of these two types of sigma-delta converters, with an emphasis on the low-power consumption, the low production cost (area occupied) and the circuit robustness, in sight of a mass production for portable devices.A discrete-time sigma-delta modulator design has been made, the latter reaching a signal to noise ratio of 100dB on a 24kHz frequency bandwidth, for a power consumption of only 480μW. To limit the power consumption, new inverter-based amplifiers are used, with an improved robustness against the variations of the fabrication process or the temperature. Amplifier specifications are obtained thanks to an accurate high-level model developed, which allows to avoid over-design while ensuring that the wanted performances are reached. Finally, a large oversampling ratio has been used to reduce the switched-capacitors area, lowering the modulator cost.After a theoretical study of the equivalence between discrete-time and continuous-time modulators, and of continuous-time modulators specificities, a design of the latter has been made too. It reaches a signal to noise ratio of 95dB on a 24kHz bandwidth, while consuming 142μW. To reduce the power consumption and the occupied area, a second-order loop filter is implemented using a single amplifier, and the quantizer uses a VCO-based structure that provides inherently an integrating stage. The VCO-based quantizer is made using digital cells, lowering the consumption and area, but is highly non-linear. This non-linearity has been handled by architectural choices to not influence the final modulator performances
21
Ali, Furrookh. "Noise-shaping enhancement in continuous-time delta-sigma modulators." Thesis, McGill University, 2009. http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=66679.
Full textAbstract:
A technique is presented for designing high-order continuous-time (CT) delta-sigma modulators with noise-transfer-function (NTF) enhancement. This enhancement is achieved by injecting the quantization noise into the forward path of the CT delta-sigma modulator, through a passive CT filter. This passive filter introduces a real pole-zero pair into the NTF. Thus, the order of the NTF is increased, without affecting the signal transfer function (STF). The proposed NTF-enhancement technique is applied to a CT delta-sigma modulator with a capacitive-feedforward architecture, where all feedforward paths are summed within the last integrator of the delta-sigma loop filter. This eliminates the need for an analog summation amplifier at the output of the delta-sigma loop filter. Behavioral and circuit-level simulation results confirm that the proposed feedforward CT delta-sigma modulator with NTF enhancement has improved noise-shaping and stability characteristics, as compared to classical CT delta-sigma modulators.Une technique est présentée pour la conception du modulateur delta-sigma en temps continu (CT) ordre-haut avec amélioration de la fonction de transfert du bruit (NTF). Cette amélioration est obtenue par injection du bruit de quantification dans la chemin feedforward du modulateur delta-sigma CT, via un filtre passif CT. Ce filtre passif introduit une paire de pôle-zéro réel dans la NTF. Donc, l'ordre de la NTF est augmenté, sans affecter la fonction de transfert du signal (STF). La technique proposé pour l'amélioration de la NTF est appliquée à un modulateur delta-sigma CT avec une architecture feedforward-capacitive, où tous les chemins feedforward sont ajoutée dans le dernier intégrateur du filtre de boucle delta-sigma . Ceci élimine la nécessité d'un amplificateur de sommation analogique à la sortie du filtre de boucle delta-sigma. Les résultats de simulation du comportement et niveau circuit confirment que la proposition du modulateur delta-sigma CT feedforward avec amélioration de la NTF a permis d'améliorer le bruit-façonnement et les caractéristiques de stabilité, par rapport aux modulateurs delta-sigma CT classiques.
22
Zare-Hoseini, Hashem. "Continuous-Time Delta-Sigma Modulators with Immunity to Clock-Jitter." Thesis, University of Westminster, 2008. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.500545.
Full text
23
Jiang, Yang. "Clock-jitter insensitive circuit techniques in continuous-time sigma-delta modulators." Thesis, University of Macau, 2012. http://umaclib3.umac.mo/record=b2590641.
Full text
24
Peev, Pavel. "An anti-aliasing filter based on continuous-time delta-sigma modulation." Thesis, McGill University, 2010. http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=86920.
Full textAbstract:
An anti-aliasing filter that incorporates a sampler is proposed. Its architecture is inspired by the anti-aliasing filtering property of continuous-time (CT) delta-sigma (DS) modulators. However, contrary to CT DS modulators, the proposed sampling anti-aliasing filter is not sensitive to clock jitter. Furthermore, its key characteristics include: 1) high suppression of aliases - for example, compared to a Butterworth filter of the same order - owing to its notches at multiples of the sampling frequency; 2) high-pass shaping of sampling errors, similar to the shaping of quantization noise in DS modulators; and 3) its alias suppression is preserved over a broad range of sampling frequencies, thereby enabling its use as a general-purpose intellectual property (IP) block. Thus, the proposed sampling anti-aliasing filter is particularly attractive at the input of noise-shaping analog-to-digital converters (ADCs), such as discrete-time (DT) DS ADCs. Its performance advantages are derived theoretically and confirmed through simulations.Un filtre anticrénelage qui incorpore un échantillonneur est proposé ci-après. Son architecture s'inspire des proprietés d'anticrénelage des modulateurs delta-sigma (DS) en temps continu (TS). Néanmoins, contrairement aux modulateurs DS TC, le filtre proposé n'est pas victime de la sensibilité au bruit d'horloge. De plus, ce filtre anticrénelage possède entre autres les qualités suivantes: 1) Réduction élevée des créneaux non désirés - en comparaison par exemple aux crénaux d'un filter Butterworth du même ordre - ceci grâce à la présence de points rejet dans le réponse du filtre aux multiples de la fréquence d'èchantillonnage; 2) Transformation passe-haut des erreurs d'échantillonnage, de façon similaire à la transfomation du bruit de quantification dans les modulateurs DS; 3) Préservation de la suppression des créneaux a travers une bande large de fréquences d'échantillonnage; ce qui en permet l'usage banalisé sous forme de block de propriété intellectuelle (PI). Ainsi, le filtre d'échantillonnage anticrénelage proposé ci-après est particulièrement adéquat à l'entrée de la transformation de bruit d'un convertisseur analogue-numérique (CAN) comme les CAN a temps discrets. La performance de ce filtre est dérivée de manière théorique et confirmée par des simulations.
25
Garcia, Julian. "Digitally Enhanced Continuous-Time Sigma-Delta Analogue-to-Digital Converters." Doctoral thesis, KTH, Integrerade komponenter och kretsar, 2012. http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-95447.
Full textAbstract:
The continuous downscaling of CMOS technology presents advantagesand difficulties for IC design. While it allows faster, denser and more energy efficient digital circuits, it also imposes several challenges which limit the performance of analogue circuits. Concurrently, applications are continuously pushing the boundaries of power efficiency and throughput of electronic systems. Accordingly, IC design is increasingly shifting into highly digital systems with few necessary analogue components. Particularly, continuous-time (CT) sigma-delta (ΣΔ) analogue-to-digital converters (ADCs) have recently received a growing interest, covering high-resolution medium-speed requirementsor offering low power alternatives to low speed applications. However, there are still several aspects that deserve further investigation so as to enhancethe ADC’s performance and functionality. The objective of the research performed in this thesis is the investigation of digital enhancement solutions for CT ΣΔ ADCs. In particular, two aspects are considered in this work. First, highly digital techniques are investigated to minimize circuit impairments, with the objective of providing solutions with reduced analogue content. In this regard, a multi-bit CT ΣΔ modulator with reduced number of feedback levels is explored to minimize the use of linearisation techniques in the DAC. The proposed architecture is designed and validated through behavioural simulations targeting a mobile application. Additionally, a novel self-calibration technique, using test-signal injection and digital cancellation, is proposed to counteract process variations affecting single loop CT implementations. The effectiveness of the calibration technique is confirmed through corner simulations using behavioural models and shows that stability issues are minimized and that a 7 dB SNDR degradation can be avoided. The second aspect of this thesis investigates the use of high order CT modulators in incremental ΣΔ (IΣΔ) and extended-range IΣΔ ADCs, with the objective of offering low-power alternatives for low-speed high-resolution multi-channel applications. First, a 3rd order single loop CT IΣΔ ADC, targeting an 8-channel 500 Ksamples/sec rate per channel recording system for neuropotential sensors, is proposed, fabricated and tested. The proposed architecture lays the theoretical groundwork and demonstrates a competitive performance of high-order CT IΣΔ ADCs for low-power multi-channel applications. The ADC achieves 65.3 dB/64 dB SNR/SNDR and 68.2 dB dynamic range. The modulator consumes 96 μW from a 1.6 V power supply. Additionally, the use of extended range approach in CT IΣΔ ADCs is investigated,so as to reduce the required number of cycles per conversion while benefiting from the advantages of a CT implementation. The operation, influence of filter topology and impact of circuit non-idealities are first analysed using a general approach and later validated through a test-case. It was found that, by applying analogue-digital compensation in the digital domain, it is possible to minimize the noise leakage due to analogue-digital transfer function mismatches and benefit from relaxed amplifiers’ finite gain-bandwidth product and finite DC gain, allowing, as a consequence, a power conscious alternative.QC 20120528
26
Lee, Hyunjoo Jenny. "The effects of excess loop delay in continuous-time sigma-delta modulators." Thesis, Massachusetts Institute of Technology, 2005. http://hdl.handle.net/1721.1/36787.
Full textAbstract:
Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2005.Includes bibliographical references (p. 79-80).
Continuous-time sigma-delta (CT-Sigma Delta) modulators have recently received great attention in the academia as well as in the industry. Despite the improved understanding of the operation of CT-Sigma Delta modulators, the problem due to excess loop delay that arises from timing mismatch and parasitic delay still remains unsolved. Thus, the thesis investigates the effects of the excess loop delay. In specific, the sensitivity of various CT-Sigma Delta topologies to the excess loop delay is explored by converting the CT modulators to its DT equivalents and realizing loop filters in state-space representations in MATLAB ©.
by Hyunjoo Jenny Lee.
M.Eng.
27
Kulchycki, Scott Douglas. "Continuous-time [sigma-delta] modulation for high-resolution, broadband A/D conversion /." May be available electronically:, 2007. http://proquest.umi.com/login?COPT=REJTPTU1MTUmSU5UPTAmVkVSPTI=&clientId=12498.
Full text
28
Gao, Xi. "Digital RF-over-Fiber Links Based on Continuous-Time Delta Sigma Modulation." Case Western Reserve University School of Graduate Studies / OhioLINK, 2020. http://rave.ohiolink.edu/etdc/view?acc_num=case1579018039888542.
Full text
29
Tao, Sha. "Power-Efficient Continuous-Time Incremental Sigma-Delta Analog-to-Digital Converters." Doctoral thesis, KTH, Integrerade komponenter och kretsar, 2015. http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-164282.
Full textAbstract:
Over the past decade, there has been a growing interest in the devel- opment of integrated circuits (ICs) for wearable or implantable biosensors, aiming at providing personalized healthcare services and reducing the health-care expenses. In biosensor ICs, the analog-to-digital converter (ADC) is a key building block that acts as a bridge between analog signals and digital processors. Since most of the biosensors are attached to or implanted in hu- man bodies and powered by either portable batteries or harvested energy, ultra-low-power operation is often required. The stringent power budget im- poses challenges in designing power-efficient ADCs, especially when targeting high-resolution. Among different ADC architectures, the Sigma-Delta (Σ∆) ADC has emerged as the most suitable for low-power, high-resolution appli- cations. This thesis aims to enhance the power efficiency of continuous-time (CT) incremental Σ∆ (IΣ∆) ADCs by exploring design techniques at both architectural and circuit levels. The impact of feedback DACs in CT IΣ∆ ADCs is investigated, so as to provide power-efficient feedback DAC solutions, suitable for biosensor ap- plications. Different DAC schemes are examined analytically considering the trade-off between timing error sensitivity and power consumption. The an- alytical results are verified through behavioral simulations covering both the conventional and incremental Σ∆ modes. Additionally, by considering a typi- cal biosensor application, different feedback DACs are further compared, aim- ing to offer a reference for selecting a power-efficient DAC scheme. A two-step CT IΣ∆ ADC is proposed, analyzed, implemented and tested, with the objective of offering flexible and power-efficient A/D conversion in neural recording systems. By pipelining two CT IΣ∆ ADCs, the pro- posed ADC can achieve high-resolution without sacrificing the conversion rate. Power-efficient circuits are proposed to implement the active blocks of the proposed ADC. The feasibility and power efficiency of the two-step CT IΣ∆ ADC are validated by measurement results. Furthermore, enhancement techniques from both the architecture and circuit perspectives are discussed and implemented, which are validated by post-layout simulations. A comparative study of several CT IΣ∆ ADC architectures is presented, aiming to boost the power efficiency by reducing the number of cycles per con- version while benefiting from the advantage of CT implementation. Five CT IΣ∆ ADC architectures are analyzed and simulated to evaluate their effective- ness under ideal conditions. Based on the theoretical results, a second-order CT IΣ∆ ADC and an extended-range CT IΣ∆ ADC are selected as implemen- tation case studies together with the proposed two-step CT IΣ∆ ADC. The impact of critical circuit non-idealities is investigated. The three ADCs are then implemented and fabricated on a single chip. Experimental results reveal that the three prototype ADCs improve considerably the power efficiency of existing CT IΣ∆ ADCs while being very competitive when compared to all types of the state-of-the-art IΣ∆ ADCs.QC 20150422
30
Marefat, Fatemeh. "Toward Cuffless Blood Pressure Monitoring: Integrated Microsystems for Implantable Recording of Photoplethysmogram." Case Western Reserve University School of Graduate Studies / OhioLINK, 2020. http://rave.ohiolink.edu/etdc/view?acc_num=case1595441087168539.
Full text
31
Park, Matthew (Matthew J. ). "An optical-electrical sub-sampling down-conversion receiver with continuous-time [Sigma] [Delta] modulation." Thesis, Massachusetts Institute of Technology, 2005. http://hdl.handle.net/1721.1/33332.
Full textAbstract:
Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2005.In title on t.p., [Sigma] and [Delta] appear as the upper-case Greek letters.
Includes bibliographical references (p. 87-89).
This thesis describes the design and implementation of an optical-electrical sub-sampling down-conversion receiver that employs [Sigma] [Delta] modulation. Accurate sub-sampling of an electrical RF signal in the optical domain is achieved by using a low-jitter mode-locked-laser and a high-bandwidth interferometer. The sub-sampled information is then digitized by an optical-electrical continuous-time (CT) [Sigma] [Delta] analog- to-digital converter (ADC). Here, photodiodes and low-jitter pulses from the mode- locked-laser are leveraged to perform signal clocking and quantizer pre-amplification, overcoming digital-to-analog converter (DAC) clock jitter and quantizer metastability issues that plague traditional electronic implementations. The optical-electrical converter achieves 76.5 dB of SNR (12.4 ENOB) with a 1 MHz signal bandwidth and a sampling rate of 780 MHz. The chip was implemented using a standard bulk 0.18 [mu]m CMOS process from National Semiconductor, occupies a total area of 3 mm2, and consumes 45 mW of power.
by Matthew Park.
M.Eng.
32
Pham, Dang Kien Germain. "Conversion analogique-numérique Sigma-Delta large bande appliquée à la mesure des non-linéarités des amplificateurs de puissance." Thesis, Paris, ENST, 2013. http://www.theses.fr/2013ENST0003/document.
Full textAbstract:
Les amplificateurs de puissance, éléments constitutifs essentiels de tout système de télécommunication, vont jouer un rôle capital dans le développement des futurs systèmes de communication. Aujourd'hui l'amélioration des amplificateurs de puissance nécessite un progrès technologique au niveau du composant lui même mais doit aussi tenir compte d'une approche plus globale. En particulier, le progrès dans les traitements numériques permet aujourd'hui de corriger en amont certaines distorsions qui seront générées en aval de la chaîne de communication. La pré-distorsion numérique est une technique de correction des amplificateurs de puissance qui connaît un intérêt grandissant de par son intégration complètement numérique et par les gains en linéarité et en consommation. Cette technique nécessite une voie de retour dont un élément critique est le convertisseur analogique-numérique. Ce composant doit répondre à des contraintes de résolution, de bande passante et de linéarité élevées. Dans cette thèse, nous proposons une nouvelle architecture de convertisseur analogique-numérique à base de modulateurs Sigma-Delta passe-bande. Cette architecture tire partie du fonctionnement passe bande des modulateurs que nous faisons travailler en parallèle, chacun centré sur différentes fréquences, mais aussi d'un agencement en cascade particulier pour éliminer le signal utile, qui est de forte puissance, dans le but de diminuer les contraintes de dynamique.La conception haut niveau et les simulations ont été menées pour des systèmes à temps discret et aussi à temps continu et a nécessité le développement d'outils adaptés de simulation se basant sur la boîte à outils Delta Sigma Toolbox de Richard SchreierPower amplifiers, which are essential elements of any communication system, will play a crucial role in the development of future communication systems. Today improving power amplifiers requires technological advances at the circuit device level, but one also must consider a more global approach. In particular, advances in digital processing can now correct in the early stage of the communication chain some distortions that are generated downstream in the chain. Digital pre-distortion is a correction technique for power amplifiers that has a growing interest because of its completely digital implementation and of its gains in linearity and energy consumption. This technique requires a feedback path where the analog-to-digital converter is a critical element. This component must satisfy the constraints of high resolution , wide bandwidth, and high linearity. In this thesis, we propose a new architecture of analog-to-digital converter based on bandpass Delta-Sigma modulators. This architecture takes advantage of operating bandpass modulators that are designed to work in parallel, each focusing on different frequencies, but also of a particular cascading arrangement to eliminate the useful signal, which has a high power, in order to reduce dynamics constraints. High-level design and simulations were carried out for discrete time and continuous time systems and also required the development of appropriate simulation tools
33
Cherry, James A. "Theory, practice, and fundamental performance limits of high-speed data conversion using continuous-time delta-sigma modulators." Thesis, National Library of Canada = Bibliothèque nationale du Canada, 1999. http://www.collectionscanada.ca/obj/s4/f2/dsk2/ftp02/NQ37061.pdf.
Full text
34
Amayreh, Mohammad Abdeljaleel [Verfasser], and Yiannos [Akademischer Betreuer] Manoli. "Sub-pA fully integrated CMOS current-mode continuous-time delta-sigma modulators for biological nanopore read-out." Freiburg : Universität, 2019. http://d-nb.info/1191689492/34.
Full text
35
Samid, Lourans. "The design of low power and low voltage continuous time sigma-delta modulators with single bit and multibit quantizer /." [S.l. : s.n.], 2004. http://swbplus.bsz-bw.de/bsz115637230abs.htm.
Full text
36
Leitão, Pedro Miguel Vicente. "Design of a power output stage for a class D audio power amplifier based on an 1.5-bit ∑ ∆ M." Master's thesis, Faculdade de Ciências e Tecnologia, 2013. http://hdl.handle.net/10362/10229.
Full text
37
Fakhoury, Hussein. "Conception de modulateurs Delta-Sigma passe-bas en technologie CMOS pour des applications à large bande passante et haute résolution." Thesis, Paris, ENST, 2014. http://www.theses.fr/2014ENST0088/document.
Full textAbstract:
Le marché des convertisseurs analogique-numérique peut être segmenté en deux catégories de circuits. Nous distinguons d’une part, les blocs de propriété intellectuelle (IP) qui sont généralement optimisés pour une application spécifique. Et d’autre part, les circuits intégrés discrets qui sont conçus pour répondre aux besoins d’une plus large gamme d’applications. Ce travail de thèse concerne la deuxième catégorie de composants. Il s’inscrit dans le cadre d'un programme de recherche et développement initié en 2010 dans le projet européen FP7 SACRA et dont le but était d'étudier la faisabilité d'un convertisseur analogique-numérique Delta-Sigma (DS) qui pourrait rivaliser avec l'architecture pipeline pour des applications nécessitant une large bande passante (≥10MHz) et une haute résolution (>10-bit) comme l’imagerie médicale, les communications numériques sans fils ou câblées, la vidéo ou encore l’instrumentation. Ce manuscrit synthétise les travaux de conception, fabrication et mesure d’un modulateur DS Passe-bas à temps continu avec une bande passante de 40MHz, et visant une résolution effective de 12-bit tout en consommant moins de 100mWThe market of A/D converters can be segmented in two categories. From one side we distinguish the Intellectual Property (IP) blocks that are generally optimized for a specific application. On the other side, the general-purpose discrete Integrated Circuits (ICs) that are designed such as they could be used in different applications. This thesis work deals with the second category. It is part of a research and development program initiated in 2010 in the European project FP7 SACRA, whose purpose was to study the feasibility of a delta-sigma (DS) analog-to-digital converter that could compete with the pipeline architecture for applications that require high bandwidth (≥10MHz) and high resolution (>10-bit) such as medical imaging, wireless and wireline communications, video or instrumentation. Currently, the pipeline is still largely predominant for such applications and the few commercial wideband solutions based on a DS architecture have a signal bandwidth limited to 10 MHz or 25 MHz while consuming respectively 100mW and 20mW for an ENOB around 12-bit. This manuscript summarizes the design, fabrication and measurement of a low-pass CT DS modulator with a signal bandwidth of 40MHz, while targeting an effective resolution of 12-bit and a power consumption of less than 100mW
38
Zeller, Sebastian [Verfasser], Robert [Gutachter] Weigel, Christian [Gutachter] Münker, and Friedel [Gutachter] Gerfers. "Wide-Bandwidth Single-Bit Continuous-Time-Sigma-Delta-Modulation for Area- and Power-Efficient A/D Conversion with Low Jitter Sensitivity / Sebastian Zeller ; Gutachter: Robert Weigel, Christian Münker, Friedel Gerfers." Erlangen : FAU University Press, 2017. http://d-nb.info/1149368713/34.
Full text
39
Lu, Cho-Ying. "Calibrated Continuous-Time Sigma-Delta Modulators." 2010. http://hdl.handle.net/1969.1/ETD-TAMU-2010-05-7914.
Full textAbstract:
To provide more information mobility, many wireless communication systems such
as WCDMA and EDGE in phone systems, bluetooth and WIMAX in communication
networks have been recently developed. Recent efforts have been made to build the allin-
one next generation device which integrates a large number of wireless services into a
single receiving path in order to raise the competitiveness of the device. Among all the
receiver architectures, the high-IF receiver presents several unique properties for the
next generation receiver by digitalizing the signal at the intermediate frequency around a
few hundred MHz. In this architecture, the modulation/demodulation schemes, protocols,
equalization, etc., are all determined in a software platform that runs in the digital signal
processor (DSP) or FPGA. The specifications for most of front-end building blocks are
relaxed, except the analog-to-digital converter (ADC). The requirements of large
bandwidth, high operational frequency and high resolution make the design of the ADC
very challenging.
Solving the bottleneck associated with the high-IF receiver architecture is a major
focus of many ongoing research efforts. In this work, a 6th-order bandpass continuous time sigma-delta ADC with measured 68.4dB SNDR at 10MHz bandwidth to
accommodate video applications is proposed. Tuned at 200 MHz, the fs/4 architecture
employs an 800 MHz clock frequency. By making use of a unique software-based
calibration scheme together with the tuning properties of the bandpass filters developed
under the umbrella of this project, the ADC performance is optimized automatically to
fulfill all requirements for the high-IF architecture.
In a separate project, other critical design issues for continuous-time sigma-delta
ADCs are addressed, especially the issues related to unit current source mismatches in
multi-level DACs as well as excess loop delays that may cause loop instability. The
reported solutions are revisited to find more efficient architectures. The aforementioned
techniques are used for the design of a 25MHz bandwidth lowpass continuous-time
sigma-delta modulator with time-domain two-step 3-bit quantizer and DAC for WiMAX
applications. The prototype is designed by employing a level-to-pulse-width modulation
(PWM) converter followed by a single-level DAC in the feedback path to translate the
typical digital codes into PWM signals with the proposed pulse arrangement. Therefore,
the non-linearity issue from current source mismatch in multi-level DACs is prevented.
The jitter behavior and timing mismatch issue of the proposed time-based methods are
fully analyzed. The measurement results of a chip prototype achieving 67.7dB peak
SNDR and 78dB SFDR in 25MHz bandwidth properly demonstrate the design concepts
and effectiveness of time-based quantization and feedback.
Both continuous-time sigma-delta ADCs were fabricated in mainstream CMOS
0.18um technologies, which are the most popular in today?s consumer electronics
industry.
40
Pulincherry, Anurag. "A continuous time frequency translating delta Sigma Modulator." Thesis, 2002. http://hdl.handle.net/1957/30250.
Full textAbstract:
This thesis presents a continuous time bandpass delta sigma modulator with
frequency translation inside the delta sigma loop. The input IF signal is down
converted to baseband after amplification by a low Q, wideband bandpass
resonator. The down converted IF signal is digitized by a continuous time, second
order lowpass delta sigma modulator. The output of the lowpass delta sigma
modulator is upconverted and fedback in to the low Q wideband bandpass
resonator. Unlike the conventional delta sigma modulators, sinusoidal pulses are
used for feedback. The system level design of the frequency translating delta sigma
modulator is discussed. A prototype frequency translating delta sigma modulator to
digitize IF signals at 100 MHz was designed in CMOS 0.35 μm process. Transistor
level simulation shows that 80 dB SNR is achievable at a power dissipation of 100
mW. The frequency translating delta sigma modulator is less sensitive to time delay
jitter in the DAC feedback pulse. If we use edge triggered sinusoid pulses for
feedback, the DAC jitter performance of frequency translating delta sigma
modulator will be better than that of conventional bandpass delta sigma modulator.Graduation date: 2003
41
Chen, Po-Sheng, and 陳柏升. "Continuous-Time Delta-Sigma Modulator for Wireless Communication Application." Thesis, 2010. http://ndltd.ncl.edu.tw/handle/11510817581099030852.
Full textAbstract:
碩士淡江大學
電機工程學系碩士班
98
With wireless networks and portable electronic products popularized in recent years, the goals of analog-to-digital converter (ADC) are gradually moving into the trend of high bandwidth, high resolution, and low power consumption. To contrast continuous-time (CT) architecture with discrete-time (DT) architecture, the CT architecture consumes less power than that of the DT architecture. Due to the complex derivation of mathematics, it is difficult to design a proper CT architecture. With the evolution of VLSI process technology, both the lower supply voltage and leakage current increase the difficulties of analog circuit design. This thesis tries to simplify the structure of CT ADC and analog part complexity of the design. We present a new architecture of CT analog-to-digital delta sigma modulator (DSM) in this thesis. Differing from the traditional method to design a CT DSM from the DT DSM needs to increase analog compensation paths or re-design the digital filters, the new approach uses digital filters to replace the analog compensation paths without re-designing digital filters. The new method simplifies the design procedural and induces the analog circuit complexity. This research tries to design a CT DSM for GSM / WCDMA / WiMAX applications. When operating at low speed mode, it will shut down the part of the circuit to save power. The circuit is designed by the TSMC 90nm 1p9m standard process; the supply voltage is 1.2V; bandwidths are 100k/2M/10M Hz; sampling frequencies are 40M/160M/320M Hz; oversampling rates(OSR) are 200/40/16. The greatest signal to noise distortion ratio are 85/70/61 dB, and the power consumptions are 4/6.4/15 mW(pre-simulations). In the implementation and post-simulations, because of the problems of RC-variation must be additional adjustments capacitors, the chip size and cost will increase, we only present WiMAX specifications.
42
Liu, Jun-hong, and 劉俊宏. "Low-Power Continuous-Time Sigma-Delta Modulator for GSM." Thesis, 2012. http://ndltd.ncl.edu.tw/handle/34006394311059440138.
Full textAbstract:
碩士國立中山大學
電機工程學系研究所
100
Continuous-time sigma-delta modulator can be applied to wireless communications, photography and MP3 player. Portable electronics products became mainstream the design of a low power consumption analog circuit become important. Therefore, this paper presents a low power consumption continuous-time sigma-delta modulator. The low-power continuous-time sigma-delta modulator includes one-bit quantizer and a third-order loop filter consisting of resistor-capacitor integrators. Through the modified Z-transform, the discrete time loop filter design is transformed to the continuous time loop filter design. The proposed sigma-delta modulator used TSMC 0.18μm CMOS 1P6M standard process, and its supply voltage is 1V, oversampling ratio is 32, bandwidth is 200 KHz, effective number is 13bit, power consumption is 1.5mW. Keywords: GSM, low power consumption, low power supply, continuous-time, sigma-delta modulator.
43
Yu-Chen, Sung. "Design of Continuous-Time Delta-Sigma Modulator for WCDMA Application." 2004. http://www.cetd.com.tw/ec/thesisdetail.aspx?etdun=U0002-1407200501290000.
Full text
44
Kang, Ruei-Gen, and 康瑞根. "Third Order Continuous-Time Sigma-Delta Modulator with 1.5bit Quantizer." Thesis, 2011. http://ndltd.ncl.edu.tw/handle/75534283238990354555.
Full textAbstract:
碩士國立中山大學
電機工程學系研究所
100
The thesis proposes a third order continuous-time sigma delta modulator used in GSM. We used a special 1.5bit quantizer, and to use its three different states to reach a differential feedback path. That can improve the resolution of our circuit. Oversampling and noise shaping are two keys of sigma delta modulator. In structure, the continuous-time features can reduce power consumption. The proposed sigma delta modulator uses TSMC 0.35 m CMOS process and its sampling frequency is 10.8MHz, bandwidth is200KHz and oversampling ratio is 32.
45
Sung, Yu-Chen, and 宋育誠. "Design of Continuous-Time Delta-Sigma Modulator for WCDMA Application." Thesis, 2005. http://ndltd.ncl.edu.tw/handle/25786057334637711160.
Full textAbstract:
碩士淡江大學
電機工程學系碩士班
93
The 3rd generation mobile communications standard (WCDMA), based on a wideband code division multiple access (W-CDMA) modulation scheme, will be available in the commercial market. The use of spread spectrum techniques requires high-speed baseband circuits (few MHz) with a moderate dynamic range (10~12 bit). A basic building block of such a WCDMA receiver is an analog-to-digital converter. Over-sampling and sigma-delta modulation techniques are used in the analog to digital conversion interface of modern very large scaled integrated circuits. Unlike Nyquist rate A/D converters, which need high-precision building blocks, A/D converters show low sensitivity to circuit imperfections. This technique is then well-suited for standard low-cost CMOS technologies dedicated to digital VLSI circuits. The recent high demand for wideband, high resolution A/D converters for telecommunication applications requires very high sampling frequencies. The continuously decreasing supply voltage of recent CMOS technologies is causing important limitations to the performances of SC circuits. High switch resistance limits the signal dynamic range and limits the sampling frequency. Some circuit techniques, like bootstrapping switch and switched-opamp, have been developed to overcome this problem. These techniques are rather complex and still limit the sampling frequency. Continuous-time (CT) circuits do not suffer from these limitations and are therefore capable of achieving higher performances in recent low-voltage CMOS processes. Input-signal sampling errors, like settling-time errors and charge injection, are other discrete-time (DT) problems that do not exist in CT circuits. In this thesis, we try to design a continuous-time low-pass sigma-delta modulator suitable for WCDMA application. The impulse time invariant transformation is used to transfer the discrete time filter transfer function to the continuous-time filter transfer function. The continuous-time modulator uses Active-RC Integrators circuits to fulfill the implementation. Our circuit architecture is with single-loop, and the multibit nonreturn-to-zero (NRZ) DAC pulse shaping is used to reduce clock jitter sensitivities. The operating voltage of our proposed low-pass sigma-delta modulators for WCDMA receiver application is 1.8V；the sampling frequency is 52MHz, and the oversampling ratio is 13. The simulation results show that the bandwidth is 2MHz；the sampling frequency is 52MHz；the dynamic input range is 75dB, and the maximum signal to noise ratio is 72 dB. Its input signal is 0.45V；the effective resolution is 12bits, and the total power dissipation is 6mW.
46
wu, kuo-hsi, and 吳國璽. "Implementation of the continuous-time transconductor-capacitor Delta-Sigma modulator." Thesis, 2007. http://ndltd.ncl.edu.tw/handle/6rkp74.
Full textAbstract:
碩士國立交通大學
電信工程系所
96
Because of the rapid growth of wireless communication, there has been more focus on analog-to-discrete converter (ADC) for wireless communication. Since the frequency is usually narrow-band in general wireless communication, in order to reduce the complexity of the architecture, we usually require the ADC has the ability of in-band anti-noise. Besides, it is important the ADC operates in low voltage, low-power, and small area. The delta-sigma (ΔΣ) ADC is very suitable for the application because they can achieve high accuracy for narrow band signals with few analog components and insensitivity to process and component variation. Typically, there are two kinds of ΔΣ ADCs. The first one is the discrete-time (DT) ΔΣ ADC and the other is the continuous-time (CT) ΔΣ ADC. The DT ΔΣ ADC also called the switched-capacitor (SC) ΔΣ ADC because of using switched capacitors. The CT ΔΣ ADC obtains lots of attentions lately. Because the requirement of integrator is relaxed, it does not need to process signals within a clock time. This results in further power reduction. In order to combine the advantages of the CT ΔΣ ADC system into low-power communication system, this research focuses on low power 20MS/s sample frequency 3-rd order zero optimization CT GM-C ΔΣ ADC for GSM communication system. The chip has been fabricated by TSMC 0.18-um CMOS process. The measured peak SNDR is 45dB, SNR is 47.8dB and the DR is 49dB. The resolution is 7.2 bits that is 4 bits lower than prediction in 200k HZ signal band.
47
Periasamy, Vijayaramalingam. "System Design of a Wide Bandwidth Continuous-Time Sigma-Delta Modulator." Thesis, 2010. http://hdl.handle.net/1969.1/ETD-TAMU-2010-05-7989.
Full textAbstract:
Sigma-delta analog-to-digital converters are gaining in popularity in recent times because of their ability to trade-off resolutions in the time and voltage domains. In particular, continuous-time modulators are finding more acceptance at higher bandwidths due to the additional advantages they provide, such as better power efficiency and inherent anti-aliasing filtering, compared to their discrete-time counterparts. This thesis work presents the system level design of a continuous-time low-pass sigma-delta modulator targeting 11 bits of resolution over 100MHz signal bandwidth. The design considerations and tradeoffs involved at the system level are presented. The individual building blocks in the modulators are modeled with non-idealities and specifications for the various blocks are obtained in detail. Simulation results obtained from behavioral models of the system in MATLAB and Cadence environment show that a signal-to-noise-and-distortion-ratio (SNDR) of 69.6dB is achieved. A loop filter composed of passive LC sections is utilized in place of integrators or resonators used in traditional modulator implementations. Gain in the forward signal path is realized using active circuits based on simple transconductance stages. A novel method to compensate for excess delay in the loop without using an extra summing amplifier is proposed.
48
Sun, Jin Tin, and 孫京庭. "A SECOND-ORDER THREE-BIT CONTINUOUS-TIME WIDEBAND DELTA-SIGMA MODULATOR." Thesis, 2013. http://ndltd.ncl.edu.tw/handle/35499828160484656950.
Full textAbstract:
碩士大同大學
電機工程學系(所)
101
We present a three-bit continuous-time delta sigma modulator. The clock frequency is 320 MHz and the signal bandwidth is 10MHz, producing an oversampling rate of 16. In This work achieves second-order noise shaping by using Gm-C integrator. Eight comparators are used in the quantizer to achieve 3-bits resolution and two groups of DAC-current outputs feedback the signal form quantizater to Gm-C transconductor. This work requires a single 1.8-V supply, oversampling ratio 16, and bandwidth 10MHz. The Hspice simulation at -6.9dBFS intput shows a peak, signal-to-noise ratio of 49.21dB and the power consumption is 5mW.
49
Chien, Cheng-Ming. "Design of a Wide Bandwidth Continuous-time Low-pass Sigma-delta Modulator." Thesis, 2011. http://hdl.handle.net/1969.1/ETD-TAMU-2011-12-10690.
Full textAbstract:
The emergence of bandwidth-intensive services has created a need for high speed and high resolution data converters. Towards this end, system level design of a continuous-time sigma-delta modulator achieving 11 bits resolution over 100 MHz signal bandwidth by using a feed-forward topology is presented. The system is first built in the Simulink environment in MATLAB. The building blocks in the loop filter are modeled with non-idealities, and specifications for these blocks are obtained by simulations. An operational transconductor amplifier (OTA) with 100 mS transconductance, 70 dB linearity, and 34.2 mW power dissipation is designed to be used in the loop filter. Simulation results indicate that the 5th order loop filter implemented in the feed-forward architecture in transistor level shows lower power consumption, 105 mW, compared to the loop filter implemented by feedback architecture, 152 mW.
50
Chu, Hung-Yuan, and 瞿鴻遠. "Design Methodology and Verification of a Continuous-Time Bandpass Delta-Sigma Modulator." Thesis, 2007. http://ndltd.ncl.edu.tw/handle/21214096656339513926.
Full textAbstract:
碩士國立成功大學
電機工程學系碩博士班
95
In the design flow of circuits, building the behavior models is very important. The behavior of the system can be simulated and the result can be verified in a short time by using a higher level platform and the simpler user interface. Designing the circuit after confirming the simulation results of a behavior model helps the designers avoid making too many mistakes. From the searched literatures for the design of CT BP delta-sigma modulator, we found that some of them only focused on building a behavior model and others focused only on the circuit implementation. Almost none was found to consider both the behavior model and the physical implementation at the same time. Hence, we develop a top-down design flow using Simulink and Verilog-A for it to facilitate the design work. This paper presents a design methodology of a continuous-time(CT) Band-pass(BP) delta-sigma modulator which can simplify the design procedure. The models were built in SIMULINK and Cadence’ s Spectre environment. Finally, the flow is used in the design of a CT BP delta-sigma modulator which is applied to a WCDMA communication system. The center frequency of this modulator is at 100MHz and the internal quantizer operated at 400MHz clock frequency. The modulator is simulated in TSMC 0.35μm CMOS technology, at a supply voltage of 3.3V. The maximum SNR is 38.6dB for a 3.84MHz bandwidth, which corresponds to a resolution of 6 bits.