Log in

Relevant bibliographies by topics / DDR SDRAM / Journal articles

To see the other types of publications on this topic, follow the link: DDR SDRAM.

Journal articles on the topic 'DDR SDRAM'

Author: Grafiati

Published: 4 June 2021

Last updated: 26 July 2025

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the top 37 journal articles for your research on the topic 'DDR SDRAM.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Browse journal articles on a wide variety of disciplines and organise your bibliography correctly.

1

Wang, Shu Hai, Yuan Yuan Tian, and Shu Wang Chen. "DDR Memory Controller Design Based on FPGA." Advanced Materials Research 1049-1050 (October 2014): 779–82. http://dx.doi.org/10.4028/www.scientific.net/amr.1049-1050.779.

Full text

Abstract:

With the rapid development of electronic science and computer science, the large scale integrated circuit applied in the military, economic and social life is more and more widely. Because the DDR SDRAM has twice the SDRAM memory data rate, now has been widely used. The DDR memory controller design for the DDR SDRAM and the connection between the FPGA provides a solution [3]. This paper analyzes the current international technology trends and storage controller DDR2 SDRAM controller detailed technical specifications. DDR2 SDRAM controller configuration based on register information units, with

APA, Harvard, Vancouver, ISO, and other styles

2

Mandavi, Katare*1 &. Ass. Pro. Ankit Chouhan2. "A REVIWE ARTICLE OF SDRAM DESIGN WITH NECESSORY CRITERIA OF DDR CONTROLLER." INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY 6, no. 6 (2017): 333–37. https://doi.org/10.5281/zenodo.809195.

Full text

Abstract:

Double Data Rate Synchronous DRAM (DDR SDRAM) has become a mainstream memory of choice in design due to its speed, burst access and pipeline features. The DDR SDRAM is an enhancement to the conventional SDRAM running at bus speed over 75MHz. The DDR SDRAM (referred to as DDR) doubles the bandwidth of the memory by transferring data twice per cycle on both the rising and falling edges of the clock signal. The designed DDR Controller supports data width of 64 bits, Burst Length of 4 and CAS (Column Address Strobe) latency of 2. DDR Controller provides a synchronous command interface to the DDR S

APA, Harvard, Vancouver, ISO, and other styles

3

Yan, Lu, and An Song Feng. "The Design of DDR-SDRAM Controller Based on Spartan3." Advanced Materials Research 468-471 (February 2012): 2455–58. http://dx.doi.org/10.4028/www.scientific.net/amr.468-471.2455.

Full text

Abstract:

The controller of DDR-SDRAM was designed with Spartan 3 of Xilinx.The design of the controller is made of the initialized program for power on and read/write control program.The design that uses state machine designing method was realized by VHDL language .The design was verified by software simulation of modelsim first,then it was verified by the PCB.The result of test indicates that the design of the controller for DDR-SDRAM met the demand of design and realized the control of the read/write DDR-SDRAM.

APA, Harvard, Vancouver, ISO, and other styles

4

Agarwal, Aadhar. "Design and FPGA Implementation of DDR SDRAM Controller." International Journal for Research in Applied Science and Engineering Technology V, no. IV (2017): 1258–63. http://dx.doi.org/10.22214/ijraset.2017.4224.

Full text

APA, Harvard, Vancouver, ISO, and other styles

5

Volobuev, S. V., and V. G. Ryabtsev. "Interface Features of the DDR SDRAM Memory Test Diagnostic Device." Proceedings of Universities. Electronics 26, no. 3-4 (2021): 282–90. http://dx.doi.org/10.24151/1561-5405-2021-26-3-4-282-290.

Full text

Abstract:

The I/О synchronization scheme plays an important role in achieving maximum speed and reliability of data transmission during memory operation. This paper presents the interface architecture of the DDR SDRAM test diagnostic device. It was demonstrated that the proposed interface components provide the formation of a bidirectional synchro signal for gating written and read data when performing test diagnostics of chips and DDR SDRAM memory devices. Compared to traditional methods, the proposed interface components were made on integrated electronic elements, which reduced the size and power con

APA, Harvard, Vancouver, ISO, and other styles

6

Munaf, S., Dr A. Bharathi, and Dr A. N. Jayanthi. "Double Pumping Low Power Technique for Coarse - Grained Reconfigurable Architecture." International Journal of Electrical and Electronics Research 4, no. 1 (2016): 10–15. http://dx.doi.org/10.37391/ijeer.040103.

Full text

Abstract:

Coarse-grained reconfigurable architectures (CGRAs) require many processing elements (PEs) and a con- figuration memory unit (configuration cache) for reconfiguration of its PE array. Though this architecture is meant for high performance and flexibility. Power reduction is very crucial for CGRA to be more competitive and reliable processing core in embedded systems. We propose a DDR SDRAM (Double Data Rate Synchronous Dynamic Random Access Memory) architecture to reduce power-overhead caused by reconfiguration. The power reduction can be achieved by using the characteristics like double pumpi

APA, Harvard, Vancouver, ISO, and other styles

7

Zeba, khan, and Vinod Kapse Dr. "DDR-SDRAM Controller ASIC Design for High Speed Interfacing." International Journal of Advanced and Innovative Research 7, no. 2 (2018): 46–50. https://doi.org/10.5281/zenodo.1184886.

Full text

Abstract:

The goal of this work is to develop DRAM controller between Main Processor and the main memory for fast interfacing of the data and this is achieved with the help of a new Super Harvard type of interfacing parallel interfacing for the data, program data and instructions, also the proposed work used four stage pipelining to achieve high throughput and high speed interfacing. Vertex Corse grain FPGA has been used for the design of the work hence the area can be minimized also the mix modeling architecture is been used. The architecture is designed in Xilinx EDA using Verilog HDL and verification

APA, Harvard, Vancouver, ISO, and other styles

8

Ma, Ling, Ke Zhu Song, Jun Feng Yang, and Ping Cao. "Hardware Implementation of a Real-Time Data Processing Algorithm in Marine Engineering Data Acquisition." Advanced Materials Research 268-270 (July 2011): 110–15. http://dx.doi.org/10.4028/www.scientific.net/amr.268-270.110.

Full text

Abstract:

According to the architecture characteristics of the mass data acquisition system in marine seismic exploration, this paper designed a real-time data processing algorithm which can convert the collected time-sequence data to channel-sequence data. A hardware implementation of the algorithm based on FPGA+DDR SDRAM is developed to complete the whole conversion process. Here, FPGA is used to achieve time sequence data receiving, analyzing, preliminary processing and the interface to DDR SDRAM. Two DDR SDRAM’s are used in ping-pang mode to store time-sequence data and to cooperate with FPGA in rea

APA, Harvard, Vancouver, ISO, and other styles

9

Klehn, B., and M. Brox. "A Comparison of current SDRAM types: SDR, DDR, and RDRAM." Advances in Radio Science 1 (May 5, 2003): 265–71. http://dx.doi.org/10.5194/ars-1-265-2003.

Full text

Abstract:

Abstract. The ever increasing demand for bandwidth of computer-systems lead to several standards of SDRAMs. This article compares SDR, DDRI, DDRII, and RDRAM systems. Besides the overall basic innovations, differences will be discussed. Topics like architecture, interfaces, and modules are described.

APA, Harvard, Vancouver, ISO, and other styles

10

Rajesh, Gurram, K. Srinivasa Reddy, and U. Srinivasa Rao. "ASIC Design Methodology & Implementation of Double Data Rate (DDR) SDRAM Controller." IOSR Journal of Electronics and Communication Engineering 9, no. 4 (2014): 62–67. http://dx.doi.org/10.9790/2834-09446267.

Full text

APA, Harvard, Vancouver, ISO, and other styles

11

Hamamoto, T., K. Furutani, T. Kubo, et al. "A 667-Mb/s Operating Digital DLL Architecture for 512-Mb DDR SDRAM." IEEE Journal of Solid-State Circuits 39, no. 1 (2004): 194–206. http://dx.doi.org/10.1109/jssc.2003.820851.

Full text

APA, Harvard, Vancouver, ISO, and other styles

12

Liu, Zhuorui, Yan Li, and Xiaoyang Zeng. "Low-Power-Management Engine: Driving DDR Towards Ultra-Efficient Operations." Micromachines 16, no. 5 (2025): 543. https://doi.org/10.3390/mi16050543.

Full text

Abstract:

To address the performance and power concerns in Double-Data-Rate SDRAM (DDR) subsystems, this paper presents an innovative method for the DDR memory controller scheduler. This design aims to strike a balance between power consumption and performance for the DDR subsystem. Our approach entails a critical reassessment of established mechanisms and the introduction of a quasi-static arbitration protocol for the DDR’s low-power mode (LPM) transition processes. Central to our proposed DDR power-management framework is the Low-Power-Management Engine (LPME), complemented by a suite of statistical a

APA, Harvard, Vancouver, ISO, and other styles

13

Liu, Zhuorui, Yan Li, and Xiaoyang Zeng. "ADPO: Adaptive DRAM Controller for Performance Optimization." Micromachines 16, no. 4 (2025): 409. https://doi.org/10.3390/mi16040409.

Full text

Abstract:

Emerging applications like deep neural networks require high off-chip memory bandwidth and low dynamic loaded Double Data Rate SDRAM (DDR) latency. However, under the stringent physical constraints of chip packages and system boards, it is extremely expensive to further increase the bandwidth and reduce the dynamic loaded latency of off-chip memory in terms of DDR devices. To address the latency issues in DDR subsystems, this paper presents a novel architecture aiming at achieving latency optimization through a use case sensitive controller. We propose a reevaluation of conventional decoupling

APA, Harvard, Vancouver, ISO, and other styles

14

Kirihata, T., G. Mueller, B. Ji, et al. "A 390-mm/sup 2/, 16-bank, 1-Gb DDR SDRAM with hybrid bitline architecture." IEEE Journal of Solid-State Circuits 34, no. 11 (1999): 1580–88. http://dx.doi.org/10.1109/4.799866.

Full text

APA, Harvard, Vancouver, ISO, and other styles

15

Yamasaki, Nobuyuki. "Design Concept of Responsive Multithreaded Processor for Distributed Real-Time Control." Journal of Robotics and Mechatronics 16, no. 2 (2004): 194–99. http://dx.doi.org/10.20965/jrm.2004.p0194.

Full text

Abstract:

This paper describes the design concept of Responsive MultiThreaded (RMT) Processor for distributed real-time control that controls various embedded systems including robots, home automation, factory automation, etc. RMT processor integrates an 8-way multithreaded processor (RMT processing unit) for real-time processing, four sets of Responsive Link II for real-time communication, and I/O peripherals including DDR SDRAM I/Fs, DMAC, PCI64, USB2.0, IEEE1394, PWM generators, pulse counters, etc., into an ASIC chip. System designers can use various on-chip functions easily by connecting required I

APA, Harvard, Vancouver, ISO, and other styles

16

Bick, Konstantin, Duy Nguyen, Hyuk-Jae Lee, and Hyun Kim. "Fast and Accurate Memory Simulation by Integrating DRAMSim2 into McSimA+." Electronics 7, no. 8 (2018): 152. http://dx.doi.org/10.3390/electronics7080152.

Full text

Abstract:

Computer architecture simulators play a crucial role in the verification of a new system’s design. However, a single simulator may not be sufficient in covering detailed modeling of the entire system, thereby lacking in the simulation of a specific functionality under investigation. In this case, combining two simulators is necessary to compensate for the drawbacks of a single simulator. This paper proposes the integration of DRAMSim2, a simulator that thoroughly models DDR-SDRAM main memory architecture, into the application-level+ simulator McSimA+. The challenges of achieving an efficient i

APA, Harvard, Vancouver, ISO, and other styles

17

Kuge, S., T. Kato, K. Furutani, et al. "A 0.18-/spl mu/m 256-Mb DDR-SDRAM with low-cost post-mold tuning method for DLL replica." IEEE Journal of Solid-State Circuits 35, no. 11 (2000): 1680–89. http://dx.doi.org/10.1109/4.881215.

Full text

APA, Harvard, Vancouver, ISO, and other styles

18

Changsik Yoo, Kye-Hyun Kyung, Kyunam Lim, et al. "A 1.8-V 700-mb/s/pin 512-mb DDR-II SDRAM with on-die termination and off-chip driver calibration." IEEE Journal of Solid-State Circuits 39, no. 6 (2004): 941–51. http://dx.doi.org/10.1109/jssc.2004.827806.

Full text

APA, Harvard, Vancouver, ISO, and other styles

19

Rentería, Leonardo, Margarita Mayacela, Klever Torres, Wladimir Ramírez, Rolando Donoso, and Rodrigo Acosta. "FPGA-Based Numerical Simulation of the Chaotic Synchronization of Chua Circuits." Computation 12, no. 9 (2024): 174. http://dx.doi.org/10.3390/computation12090174.

Full text

Abstract:

The objective of this work was to design and implement a system based on reconfigurable hardware as a study tool for the synchronization of chaotic circuits. Mathematical models were established for one circuit, two synchronized, and multiple synchronized Chua circuits. An ordinary differential equation solver was developed applying Euler’s method using the Verilog hardware description language and synthesized on a Spartan 3E FPGA (Field-Programmable Gate Array) equipped with a 32-bit RISC processor, 64 MB of DDR SDRAM, and 4 Mb of PROM. With a step size of 0.005 and a total of 10,000 iteratio

APA, Harvard, Vancouver, ISO, and other styles

20

Yamasaki, Nobuyuki. "Responsive Multithreaded Processor for Distributed Real-Time Systems." Journal of Robotics and Mechatronics 17, no. 2 (2005): 130–41. http://dx.doi.org/10.20965/jrm.2005.p0130.

Full text

Abstract:

The Responsive MultiThreaded (RMT) Processor is a system LSI that integrates almost all functions for parallel/distributed real-time systems including robots, intelligent rooms/buildings, ubiquitous computing systems, and amusement systems. Concretely, the RMT Processor integrates real-time processing (RMT Processing Unit), real-time communication (Responsive Link II), computer I/O peripherals (DDR SDRAM I/Fs, DMAC, PCI-X, USB2.0, IEEE1394, etc.), and control I/O peripherals (PWM generators, pulse counters, etc.). The RMT Processor, with a design rule of 0.13<I>μ</I>m CMOS Cu 1P8M

APA, Harvard, Vancouver, ISO, and other styles

21

Wu, Zhao Hua. "The Modeling and Prediction Study of BLP Device Solder Joint Three-Dimensional Shape." Applied Mechanics and Materials 121-126 (October 2011): 2338–42. http://dx.doi.org/10.4028/www.scientific.net/amm.121-126.2338.

Full text

Abstract:

Solder joint shape refers to geometry that molten solder can be achieved with spreading and wetting along the metal surface in the junction between components solder pins and printed circuit board (PCB) pad, to the metal surface contact angle and solder fillet shape[1]. BLP (Bottom Leaded Plastic) [2] which is not a type of thin out-line surface mount device(SMD) without the side lead is widely used in manufacturing of new generation memory such as SDRAM \ RDRAM \ DDR. For this non-lead SMD, the shape and reliability of solder joint is the focus of the study. In this paper, we select the C-BLP

APA, Harvard, Vancouver, ISO, and other styles

22

Dr., K.C. Mahajan* Mukesh K. Yadav. "INTELLECTUAL PROPERTY CORE OF AXI MEMORY CONTROLLER FOR FPGA." INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY 5, no. 12 (2016): 194–203. https://doi.org/10.5281/zenodo.192574.

Full text

Abstract:

This paper proposes an implementation of AXI 2.0 protocol which removes the limitation of communication architecture, which would otherwise reduce the speed of data transfer in System on chip. We have also implemented DDR3 controller which was then interface with AXI 2.0 protocol. In comparison with earlier generations, DDR1/2 SDRAM, DDR3 SDRAM is a higher density device and achieves higher bandwidth due to the further increase of the clock rate and reduction in power consumption. Proposed protocol was synthesized on Xilinx 13.1 and simulated using Modelsim 6.5e.

APA, Harvard, Vancouver, ISO, and other styles

23

Lima, Cayo Raphael da Rocha, and Elenildo Aquino dos Santos. "Ventilação mecânica como estratégia protetora nos pacientes com SDRA: Uma revisão integrativa." Research, Society and Development 13, no. 1 (2024): e13013144839. http://dx.doi.org/10.33448/rsd-v13i1.44839.

Full text

Abstract:

Introdução: A denominação “ventilação mecânica” (VM) aponta uma série de técnicas que substitui a função ventilatória dos pulmões, tem como principal objetivo dar suporte no tratamento de pacientes acometidos com insuficiência respiratória aguda ou crônica agudizada, substituindo total ou parcialmente a ventilação espontânea, configurando-se uma das formas de abordar o paciente com SDRA, porém, quando regida na forma convencional, pode acometer o pulmão, potencializando um processo inflamatório no mesmo, e como prevenção, usa-se a estratégia protetora. Objetivo: descrever as principais evidênc

APA, Harvard, Vancouver, ISO, and other styles

24

Young-Jin Jeon, Joong-Ho Lee, Hyun-Chul Lee, et al. "A 66-333-MHz 12-mW register-controlled DLL with a single delay line and adaptive-duty-cycle clock dividers for production DDR SDRAMs." IEEE Journal of Solid-State Circuits 39, no. 11 (2004): 2087–92. http://dx.doi.org/10.1109/jssc.2004.835809.

Full text

APA, Harvard, Vancouver, ISO, and other styles

25

Muttaqin, Adharul, Zainul Abidin, Raden Arief Setyawan, and Itsna Az Zahra. "Development of advanced automated test equipment for digital system by using FPGA." Indonesian Journal of Electrical Engineering and Computer Science 15, no. 2 (2019): 661. http://dx.doi.org/10.11591/ijeecs.v15.i2.pp661-670.

Full text

Abstract:

One of the fundamental devices in electronics, Integrated Circuit (IC), is usually applied in more complex devices. Before the IC is used, it has to pass some tests to guarantee that its function is in accordance with the specifications. Automated Test Equipment (ATE) is used to test many electronics devices, including ICs. Nowadays, with the rapid advance in electronics technology, the industry will need more advanced ATE to fulfill customers demand. One of the applicative solutions is improvement and integration of a standalone module in commercial ATE owned by the company. ASL 1000 Test Sys

APA, Harvard, Vancouver, ISO, and other styles

26

Rodríguez Blanco, José Antonio, Jesús Daniel Rodríguez Blanco, Jonathan José Rodríguez Blanco, María Cristina Martínez Ávila, María Camila Acuña Caballero, and Carlos Emilio Remolina. "Enfermedad bullosa como complicación pulmonar en la convalecencia de COVID-19." Revista Colombiana de Neumología 32, no. 2 (2021): 66–71. http://dx.doi.org/10.30789/rcneumologia.v32.n2.2020.536.

Full text

Abstract:

La infección por SARS-CoV-2 comenzó en Wuhan, China, a principios del año 2019 y se ha extendido rápidamente por todo el mundo, convirtiéndose en pandemia de acuerdo con la Organización Mundial de la Salud (OMS) el 11 de marzo de 2020. Esta enfermedad ha presentado múltiples manifestaciones que varían desde un resfriado común hasta un síndrome de dificultad respiratoria aguda (SDRA) grave con complicaciones en pacientes críticos o durante la fase aguda. Hasta la fecha, las complicaciones pulmonares tardías y las secuelas no son del todo conocidas, sin embargo, se han asociado a la gravedad de

APA, Harvard, Vancouver, ISO, and other styles

27

Santo Cepeda, Kristopher Alexander, Mario Enrique Sayas Herazo, Mara del Carmen Guerra Jimenez, and Mateo Alejandro Rosero Estrella. "Síndrome de distres respiratorio agudo." RECIMUNDO 4, no. 3 (2020): 86–93. http://dx.doi.org/10.26820/recimundo/4.(3).julio.2020.86-93.

Full text

Abstract:

El Síndrome de Distrés Respiratorio Agudo (SDRA) es una condición que no permite una respiración normal, limitando la oxigenación en la sangre, y evitando el buen desenvolvimiento de las funciones del cuerpo en niveles comprometedores de los signos vitales que pueden llevar a la muerte si no es tratado a tiempo. Esta afección respiratoria puede complicarse en mayor manera si este interactúa con otros factores de riesgo o enfermedades crónicas presentadas por el paciente. El tratamiento, una vez determinada la deficiencia respiratoria aguda se emplea a criterio del médico especialista en base a

APA, Harvard, Vancouver, ISO, and other styles

28

Ferreira da Silva, Deysianne, Keylla Talitha Fernandes Barbosa, Fabiana Maria Rodrigues Lopes de Oliveira, Maria Hellena Ferreira Brasil, and Yanne Jannine Gomes Araujo Morais. "Associação entre exames laboratoriais e mau prognóstico em pacientes infectados pelo novo coronavírus." Ciência ET Praxis 19, no. 34 (2024): 99–112. http://dx.doi.org/10.36704/cipraxis.v19i34.7314.

Full text

Abstract:

Introdução: A doença causada pelo novo coronavírus, covid-19, responsável pelo desencadeamento de uma síndrome aguda do sistema respiratório, foi detectada inicialmente na província de Wuhan, na China. A doença pode cursar de diferentes formas entre os indivíduos, variando desde casos assintomáticos até graves. Objetivo: Objetivou-se investigar a associação entre resultados de exames laboratoriais e mau prognóstico em pacientes infectados pelo novo coronavírus. Métodos: Trata-se de estudo transversal, do tipo documental retrospectivo, desenvolvido em unidades de pronto atendimento do município

APA, Harvard, Vancouver, ISO, and other styles

29

T., Mladenov, Mujahid F., Jung E., and Har D. "Bandwidth, Area Efficient and Target Device Independent DDR SDRAM Controller." June 23, 2008. https://doi.org/10.5281/zenodo.1075818.

Full text

Abstract:

The application of the synchronous dynamic random access memory (SDRAM) has gone beyond the scope of personal computers for quite a long time. It comes into hand whenever a big amount of low price and still high speed memory is needed. Most of the newly developed stand alone embedded devices in the field of image, video and sound processing take more and more use of it. The big amount of low price memory has its trade off – the speed. In order to take use of the full potential of the memory, an efficient controller is needed. Efficient stands for maximum random accesses to the memory both for

APA, Harvard, Vancouver, ISO, and other styles

30

Sridevi, P. "Design of an efficient and faster SDRAM Controller." International Journal of Advanced Research in Science and Technology, 2015, 298–301. http://dx.doi.org/10.62226/ijarst20150207.

Full text

Abstract:

In this paper Double data rate synchronous dynamic (DDR SDRAM) accessing of memory and controller are designed in such a way that it supports double data transfer rate. To guarantee that the system works as intended, the memory controller is configured such that all the real-time requirements of all sharing applications are satisfied. A fully functional DDRSDRAM controller is designed to perform Read and Write operations on both rising and falling edge (DDR) of clock from the memory by using data path module with double data transfer throughput and bandwidth of the memory. The implementation u

APA, Harvard, Vancouver, ISO, and other styles

31

Aqueel, Shabana, and Kavita Khare. "A High Performance DDR3 SDRAM Controller." International Journal of Electronics and Electical Engineering, July 2012, 1–4. http://dx.doi.org/10.47893/ijeee.2012.1001.

Full text

Abstract:

The paper presents the implementation of compliant DDR3 memory controller. It discusses the overall architecture of the DDR3 controller along with the detailed design and operation of its individual sub blocks, the pipelining implemented in the design to increase the design throughput. It also discusses the advantages of DDR3 memories over DDR2 memories operation. Double Data Rate (DDR) SDRAMs have been prevalent in the PC memory market in recent years and are widely used for networking systems. These memory devices are rapidly developing, with high density, high memory bandwidth and low devic

APA, Harvard, Vancouver, ISO, and other styles

32

Veena H. K and Dr. A. H. Masthan Ali. "Design and Implementation of High Speed DDR SDRAM Controller on FPGA." International Journal of Engineering Research and V4, no. 07 (2015). http://dx.doi.org/10.17577/ijertv4is070428.

Full text

APA, Harvard, Vancouver, ISO, and other styles

33

"Design of Low Voltage 1.8V, Wide Range 50∼500MHz Delay Locked Loop for DDR SDRAM." KIPS Transactions:PartA 10A, no. 3 (2003): 247–54. http://dx.doi.org/10.3745/kipsta.2003.10a.3.247.

Full text

APA, Harvard, Vancouver, ISO, and other styles

34

Olson, M. Ben, Brandon Kammerdiener, Michael R. Jantz, Kshitij A. Doshi, and Terry Jones. "Online Application Guidance for Heterogeneous Memory Systems." ACM Transactions on Architecture and Code Optimization, May 4, 2022. http://dx.doi.org/10.1145/3533855.

Full text

Abstract:

As scaling of conventional memory devices has stalled, many high end computing systems have begun to incorporate alternative memory technologies to meet performance goals. Since these technologies present distinct advantages and tradeoffs compared to conventional DDR* SDRAM, such as higher bandwidth with lower capacity or vice versa, they are typically packaged alongside conventional SDRAM in a heterogeneous memory architecture. To utilize the different types of memory efficiently, new data management strategies are needed to match application usage to the best available memory technology. How

APA, Harvard, Vancouver, ISO, and other styles

35

JUYO HERNANDEZ, LAURA MILENA, and Wilder Andres Villamil. "Efectos de las maniobras de reclutamiento alveolar sobre el nivel de oxigenación en pacientes pediátricos bajo ventilación mecánica invasiva." Movimiento Científico 14, no. 1 (2020). http://dx.doi.org/10.33881/2011-7191.mct.14105.

Full text

Abstract:

Introducción. La ventilación mecánica (VM) ha contribuido a mejorar la supervivencia en diferentes situaciones clínicas de alta complejidad, pero a pesar de sus grandes avances, puede aumentar la tasa de morbilidad y mortalidad cuando se utiliza de forma inadecuada. A pesar de conocer los beneficios, efectos y contraindicaciones de las maniobras de reclutamiento alveolar para mejorar el índice de oxigenación (IO) en pacientes en condiciones críticas con requerimiento de soporte ventilatorio, no se han establecido las estrategias óptimas sobre reclutamiento para el SDRA en la población pediátri

APA, Harvard, Vancouver, ISO, and other styles

36

Bwire, George M., Beatrice Godwin Aiko, Idda H. Mosha, et al. "High viral suppression and detection of dolutegravir-resistance associated mutations in treatment-experienced Tanzanian adults living with HIV-1 in Dar es Salaam." Scientific Reports 13, no. 1 (2023). http://dx.doi.org/10.1038/s41598-023-47795-1.

Full text

Abstract:

AbstractTo curb HIV infection rate in Tanzania, antiretroviral therapy (ART) has been scaled up since 2006, and in 2019, the country shifted to regimen including dolutegravir as a default first line. We assessed the success of ART and the contribution of HIV drug resistance (HIVDR) to unsuppressed viral loads. Between February and May 2023 a cross-sectional survey with random sampling was conducted in the six clinics in an urban cohort in Dar es Salaam. Patients with unsuppresed viral loads (local criteria viral load (VL) ≥ 1000 copies/mL) were tested for HIVDR mutations using the WHO adapted

APA, Harvard, Vancouver, ISO, and other styles

37

Arroyo, Manuel F., Salvador Abreo, Jaime Villa, Carlos Rebolledo, and Jorge Camacho. "Vena poplítea, un acceso alternativo para el inicio de hemodiálisis en pacientes en decúbito prono durante la pandemia de COVID-19." Revista Colombiana de Nefrología 11, no. 3 (2024). https://doi.org/10.22265/acnef.11.3.735.

Full text

Abstract:

Introducción: la lesión renal aguda que se presenta en la enfermedad crítica de los pacientes infectados por SARS-CoV-2 requiere de terapia de reemplazo renal, así quedó demostrado según grandes estudios en China e Italia, donde el 12?% de la muestra requirió de terapia de sustitución renal. Objetivo: dar a conocer el uso del acceso venoso poplíteo para la colocación de catéteres en pacientes críticos en posición de decúbito prono, en quienes se iniciará terapia de reemplazo renal, por lo que se imposibilitará que adopten la posición de decúbito supino. Presentación del caso: paciente joven de

APA, Harvard, Vancouver, ISO, and other styles

We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!