Academic literature on the topic 'Design of timing'
Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles
Consult the lists of relevant articles, books, theses, conference reports, and other scholarly sources on the topic 'Design of timing.'
Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.
You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.
Journal articles on the topic "Design of timing"
Thiele, Lothar, and Reinhard Wilhelm. "Design for Timing Predictability." Real-Time Systems 28, no. 2/3 (November 2004): 157–77. http://dx.doi.org/10.1023/b:time.0000045316.66276.6e.
Full textStevens, K. S., R. Ginosar, and S. Rotem. "Relative timing [asynchronous design]." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 11, no. 1 (February 2003): 129–40. http://dx.doi.org/10.1109/tvlsi.2002.801606.
Full textLi, Caipin, and Mingyi He. "Timing design for geosynchronous SAR." Electronics Letters 52, no. 10 (May 2016): 868–70. http://dx.doi.org/10.1049/el.2015.3840.
Full textSun, Quanyu. "Design of Beidou timing module." IOP Conference Series: Earth and Environmental Science 508 (July 1, 2020): 012207. http://dx.doi.org/10.1088/1755-1315/508/1/012207.
Full textFeng, Jia Mei, Yuan Cheng Yao, and Ming Wei Qin. "An Improved Timing Recovery Algorithm Design." Applied Mechanics and Materials 130-134 (October 2011): 2997–3000. http://dx.doi.org/10.4028/www.scientific.net/amm.130-134.2997.
Full textZhu, Yu Xin, and Yi Chi Zhang. "Design of Timing System Based on Electronic Design Automation." Applied Mechanics and Materials 380-384 (August 2013): 3404–8. http://dx.doi.org/10.4028/www.scientific.net/amm.380-384.3404.
Full textHermeling, Mark, Onno van Roosmalen, and Bran Selic. "Timing Constraints and Object-Oriented Design." IFAC Proceedings Volumes 32, no. 1 (May 1999): 39–44. http://dx.doi.org/10.1016/s1474-6670(17)39962-7.
Full textQuine, Richard W., James R. Harbridge, Sandra S. Eaton, and Gareth R. Eaton. "Design of a programmable timing unit." Review of Scientific Instruments 70, no. 11 (November 1999): 4422–32. http://dx.doi.org/10.1063/1.1150088.
Full textRoadifer, Randahl D., and Thomas R. Moore. "Coalbed Methane Pilots--Timing, Design, and Analysis." SPE Reservoir Evaluation & Engineering 12, no. 05 (October 27, 2009): 772–82. http://dx.doi.org/10.2118/114169-pa.
Full textCHEN Jian-jun, 陈建军, 金强宁 JIN Qiang-ning, 章鹏 ZHANG Peng, and 刘凯丽 LIU Kai-li. "FPGA-based TFT LCD timing controller design." Chinese Journal of Liquid Crystals and Displays 30, no. 4 (2015): 647–54. http://dx.doi.org/10.3788/yjyxs20153004.0647.
Full textDissertations / Theses on the topic "Design of timing"
Heintz, Kathryn D. "A timing simulator /." Online version of thesis, 1988. http://hdl.handle.net/1850/8307.
Full textZhou, Shuo. "Static timing analysis in VLSI design." Connect to a 24 p. preview or request complete full text in PDF format. Access restricted to UC campuses, 2006. http://wwwlib.umi.com/cr/ucsd/fullcit?p3207193.
Full textTitle from first page of PDF file (viewed May 18, 2006). Available via ProQuest Digital Dissertations. Vita. Includes bibliographical references (p. 110-113).
Yang, Hai-Gang. "Timing verification in digital CMOS VLSI design." Thesis, University of Cambridge, 1991. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.387095.
Full textOzgun, Recep. "Design and timing analysis of wave pipelined circuits." Thesis, Wichita State University, 2006. http://hdl.handle.net/10057/383.
Full textIncludes bibliographic references (leaves 39-41)
Thesis (M.S.)--Wichita State University, Dept. of Electrical and Computer Engineering.
"May 2006."
Includes bibliographic references (leaves 39-41)
Ozgun, Recep Meyer Fred J. "Design and timing analysis of wave pipelined circuits." Diss., Click here for available full-text of this thesis, 2006. http://library.wichita.edu/digitallibrary/etd/2006/t064.pdf.
Full text"May 2006." Title from PDF title page (viewed on October 29, 2006). Thesis adviser: Fred J. Meyer. Includes bibliographic references (leaves 39-41).
Daboul, Siad [Verfasser]. "Global Timing Optimization in Chip Design / Siad Daboul." Bonn : Universitäts- und Landesbibliothek Bonn, 2021. http://d-nb.info/1235525341/34.
Full textChen, Tsorng-Ming. "Design validation of digital systems." Thesis, University of Southampton, 1998. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.264452.
Full textFogaça, Mateus Paiva. "A new quadratic formulation for incremental timing-driven placement." reponame:Biblioteca Digital de Teses e Dissertações da UFRGS, 2016. http://hdl.handle.net/10183/164067.
Full textThe interconnection delay is a dominant factor for achieving timing closure in nanoCMOS circuits. During physical synthesis, placement aims to spread cells in the available area while optimizing an objective function w.r.t. the design constraints. Therefore, it is a key step to determine the total wirelength and hence to achieve timing closure. Incremental placement techniques aim to improve the quality of a given solution. Two quadratic approaches for incremental timing driven placement to mitigate late violations through path smoothing and net load balancing are proposed in this work. Unlike previous works, the proposed formulations include a delay model into the quadratic function. Quadratic placement is applied incrementally through an operation called neutralization which helps to keep the qualities of the initial placement solution. In both techniques, the quadratic wirelength is pondered by cell’s drive strengths and pin criticalities. The final results outperform the state-of-art by 9.4% and 7.6% on average for WNS and TNS, respectively.
Matson, Gary. "Computer aided design of multiple pulley timing belt drives /." Online version of thesis, 1988. http://hdl.handle.net/1850/10411.
Full textZhang, Lu. "Timing synchronization algorithm design for MB-OFDM UWB systems /." View abstract or full-text, 2008. http://library.ust.hk/cgi/db/thesis.pl?ECED%202008%20ZHANGL.
Full textBooks on the topic "Design of timing"
1961-, Overhauser David, ed. Digital timing macromodeling for VLSI design verification. Boston: Kluwer Academic, 1995.
Find full textSapatnekar, Sachin S. Design automation for timing-driven layout synthesis. Boston: Kluwer Academic Publishers, 1993.
Find full textKong, Jeong-Taek. Digital Timing Macromodeling for VLSI Design Verification. Boston, MA: Springer US, 1995.
Find full textKong, Jeong-Taek, and David Overhauser. Digital Timing Macromodeling for VLSI Design Verification. Boston, MA: Springer US, 1995. http://dx.doi.org/10.1007/978-1-4615-2321-5.
Full textSapatnekar, Sachin S., and Sung-Mo Kang. Design Automation for Timing-Driven Layout Synthesis. Boston, MA: Springer US, 1993. http://dx.doi.org/10.1007/978-1-4615-3178-4.
Full textSapatnekar, Sachin S. Design Automation for Timing-Driven Layout Synthesis. Boston, MA: Springer US, 1993.
Find full textPerneder, Raimund. Handbook Timing Belts: Principles, Calculations, Applications. Berlin, Heidelberg: Springer Berlin Heidelberg, 2012.
Find full textKourtev, Ivan S. Timing Optimization Through Clock Skew Scheduling. Boston, MA: Springer US, 2000.
Find full textBook chapters on the topic "Design of timing"
Simpson, Philip. "Timing Closure." In FPGA Design, 107–32. New York, NY: Springer New York, 2010. http://dx.doi.org/10.1007/978-1-4419-6339-0_12.
Full textSimpson, Philip Andrew. "Timing Closure." In FPGA Design, 191–226. Cham: Springer International Publishing, 2015. http://dx.doi.org/10.1007/978-3-319-17924-7_14.
Full textHuber, John P., and Mark W. Rosneck. "Timing." In Successful ASIC Design the First Time Through, 111–28. Boston, MA: Springer US, 1991. http://dx.doi.org/10.1007/978-1-4684-7885-3_6.
Full textTaraate, Vaibbhav. "Timing Analysis." In ASIC Design and Synthesis, 229–43. Singapore: Springer Singapore, 2021. http://dx.doi.org/10.1007/978-981-33-4642-0_15.
Full textChuriwala, Sanjay, and Sapan Garg. "Timing Analysis." In Principles of VLSI RTL Design, 43–71. New York, NY: Springer New York, 2011. http://dx.doi.org/10.1007/978-1-4419-9296-3_3.
Full textChuriwala, Sanjay, and Sapan Garg. "Timing Exceptions." In Principles of VLSI RTL Design, 147–66. New York, NY: Springer New York, 2011. http://dx.doi.org/10.1007/978-1-4419-9296-3_7.
Full textYoong, Li Hsien, Partha S. Roop, Zeeshan E. Bhatti, and Matthew M. Y. Kuo. "Timing Analysis." In Model-Driven Design Using IEC 61499, 137–59. Cham: Springer International Publishing, 2014. http://dx.doi.org/10.1007/978-3-319-10521-5_7.
Full textGolshan, Khosrow. "Design Constraints." In The Art of Timing Closure, 77–85. Cham: Springer International Publishing, 2020. http://dx.doi.org/10.1007/978-3-030-49636-4_3.
Full textGolshan, Khosrow. "Design Signoff." In The Art of Timing Closure, 163–99. Cham: Springer International Publishing, 2020. http://dx.doi.org/10.1007/978-3-030-49636-4_8.
Full textBaig, Hasan, and Jan Madsen. "Genetic Circuits Timing Analysis." In Genetic Design Automation, 37–60. Cham: Springer International Publishing, 2020. http://dx.doi.org/10.1007/978-3-030-52355-8_4.
Full textConference papers on the topic "Design of timing"
Pulka, Andrzej, and Adam Milik. "VEST - An intelligent tool for timing SoCs verification using UML timing diagrams." In Design Languages (FDL). IEEE, 2008. http://dx.doi.org/10.1109/fdl.2008.4641432.
Full textWallace, D. E., and C. H. Sequin. "Plug-In Timing Models for an Abstract Timing Verifier." In 23rd ACM/IEEE Design Automation Conference. IEEE, 1986. http://dx.doi.org/10.1109/dac.1986.1586164.
Full textZhou, Shuo, Yi Zhu, Yuanfang Hu, Ronald Graham, Mike Hutton, and Chung-kuan Cheng. "Timing Model Reduction for Hierarchical Timing Analysis." In 2006 IEEE/ACM International Conference on Computer Aided Design. IEEE, 2006. http://dx.doi.org/10.1109/iccad.2006.320150.
Full textDe-Shiuan Chiou, Shih-Hsin Chen, Shih-Chieh Chang, and Chingwei Yeh. "Timing driven power gating." In 2006 Design Automation Conference. IEEE, 2006. http://dx.doi.org/10.1109/dac.2006.229189.
Full textShrivastava, S., and H. Parameswaran. "Improved Timing Windows Overlap Check Using Statistical Timing Analysis." In 2011 24th International Conference on VLSI Design: concurrently with the 10th International Conference on Embedded Systems Design. IEEE, 2011. http://dx.doi.org/10.1109/vlsid.2011.21.
Full textLizheng Zhang, Weijen Chen, Yuhen Hu, J. A. Gubner, and C. C. P. Chen. "Correlation-preserved non-Gaussian statistical timing analysis with quadratic timing model." In 2005 42nd Design Automation Conference. IEEE, 2005. http://dx.doi.org/10.1109/dac.2005.193778.
Full textBurstein, M., and M. N. Youssef. "Timing Influenced Layout Design." In 22nd ACM/IEEE Design Automation Conference. IEEE, 1985. http://dx.doi.org/10.1109/dac.1985.1585923.
Full textWu, Pei-Ci, Martin D. F. Wong, Ivailo Nedelchev, Sarvesh Bhardwaj, and Vidyamani Parkhe. "On Timing Closure." In the The 51st Annual Design Automation Conference. New York, New York, USA: ACM Press, 2014. http://dx.doi.org/10.1145/2593069.2593171.
Full textBurstein, Michael, and Mary N. Youssef. "Timing influenced layout design." In the 22nd ACM/IEEE conference. New York, New York, USA: ACM Press, 1985. http://dx.doi.org/10.1145/317825.317845.
Full textWang, Li-C., Pouria Bastani, and Magdy S. Abadir. "Design-silicon timing correlation." In the 44th annual conference. New York, New York, USA: ACM Press, 2007. http://dx.doi.org/10.1145/1278480.1278580.
Full textReports on the topic "Design of timing"
Wiedwald, J., P. Van Aersau, and E. Bliss. National Ignition Facility sub-system design requirements integrated timing system SSDR 1.5.3. Office of Scientific and Technical Information (OSTI), August 1996. http://dx.doi.org/10.2172/632848.
Full textHolland, Stephen, and Michael Moore. Market Design in Cap and Trade Programs: Permit Validity and Compliance Timing. Cambridge, MA: National Bureau of Economic Research, May 2012. http://dx.doi.org/10.3386/w18098.
Full textAraya, Million. Design and Evaluation of a Clock Multiplexing Circuit for the SSRL Booster Accelerator Timing System - Final Paper. Office of Scientific and Technical Information (OSTI), August 2015. http://dx.doi.org/10.2172/1213210.
Full textAraya, Million. Design and Evaluation of a Clock Multiplexing Circuit for the SSRL Booster Accelerator Timing System - General Abstract. Office of Scientific and Technical Information (OSTI), August 2015. http://dx.doi.org/10.2172/1213212.
Full textAraya, Million. Design and Evaluation of a Clock Multiplexing Circuit for the SSRL Booster Accelerator Timing System - Oral Presentation. Office of Scientific and Technical Information (OSTI), August 2015. http://dx.doi.org/10.2172/1213213.
Full textRoger L. Keller. Design Feature Evaluation No.9 and No.10 Timing of Repository Closure-Maintenance of Underground Featured and Ground Support. Office of Scientific and Technical Information (OSTI), March 1999. http://dx.doi.org/10.2172/762904.
Full textBurgess, Caitlin, and John R. Skalski. The Design and Analysis of Salmonid Tagging Studies in the Columbia Basin : Volume XVII : Effects of Ocean Covariates and Release Timing on First Ocean-Year Survival of Fall Chinook Salmon from Oregon and Washington Coastal Hatcheries. Office of Scientific and Technical Information (OSTI), May 2001. http://dx.doi.org/10.2172/961874.
Full textDiGrande, Laura, Sue Pedrazzani, Elizabeth Kinyara, Melanie Hymes, Shawn Karns, Donna Rhodes, and Alanna Moshfegh. Field Interviewer– Administered Dietary Recalls in Participants’ Homes: A Feasibility Study Using the US Department of Agriculture’s Automated Multiple-Pass Method. RTI Press, May 2021. http://dx.doi.org/10.3768/rtipress.2021.mr.0045.2105.
Full textde Caritat, Patrice, Brent McInnes, and Stephen Rowins. Towards a heavy mineral map of the Australian continent: a feasibility study. Geoscience Australia, 2020. http://dx.doi.org/10.11636/record.2020.031.
Full text