To see the other types of publications on this topic, follow the link: Detection of Trojans.

Dissertations / Theses on the topic 'Detection of Trojans'

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the top 40 dissertations / theses for your research on the topic 'Detection of Trojans.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Browse dissertations / theses on a wide variety of disciplines and organise your bibliography correctly.

1

Raju, Akhilesh. "Trojan Detection in Hardware Designs." University of Cincinnati / OhioLINK, 2017. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1504781162418081.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Dharmadhikari, Pranav Hemant. "Hardware Trojan Detection in Sequential Logic Designs." University of Cincinnati / OhioLINK, 2018. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1543919236213844.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Bhamidipati, Harini. "SINGLE TROJAN INJECTION MODEL GENERATION AND DETECTION." Case Western Reserve University School of Graduate Studies / OhioLINK, 2009. http://rave.ohiolink.edu/etdc/view?acc_num=case1253543191.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Hoque, Tamzidul. "Ring Oscillator Based Hardware Trojan Detection." University of Toledo / OhioLINK, 2015. http://rave.ohiolink.edu/etdc/view?acc_num=toledo1430413190.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Banga, Mainak. "Partition based Approaches for the Isolation and Detection of Embedded Trojans in ICs." Thesis, Virginia Tech, 2008. http://hdl.handle.net/10919/34924.

Full text
Abstract:
This thesis aims towards devising a non-destructive testing methodology for ICs fabricated by a third party manufacturer to ensure the integrity of the chip. With the growing trend of outsourcing, the sanity of the final product has emerged to be a prime concern for the end user. This is especially so if the components are to be used in mission-critical applications such as space-exploration, medical diagnosis and treatment, defense equipments such as missiles etc., where a single failure can lead to a disaster. Thus, any extraneous parts (Trojans) that might have been implanted by the third party manufacturer with a malicious intent during the fabrication process must be diagnosed before the component is put to use.

The inherent stealthy nature of Trojans makes it difficult to detect them at normal IC outputs. More so, with the restriction that one cannot visually inspect the internals of an IC after it has been manufactured. This obviates the use of side-channel signal(s) that acts like a signature of the IC as a means to assess its internal behavior under operational conditions.

In this work, we have selected power as the side-channel signal to characterize the internal behavior of the ICs. We have used two circuit partitioning based approaches for isolating and enhancing the behavioral difference between parts of a genuine IC and one with a sequence detector Trojan in it. Experimental results reveal that these approaches are effective in exposing anomalous behavior between the targeted ICs. This is reflected as difference in power-profiles of the genuine and maligned ICs that is magnified above the process variation ensuring that the discrepancies are observable.
Master of Science

APA, Harvard, Vancouver, ISO, and other styles
6

Amsaad, Fathi Hassan Mohamed. "A Trusted and Efficient Security Approach for the Detection of Hardware Trojans and Authentication of FPGA-based Systems." University of Toledo / OhioLINK, 2017. http://rave.ohiolink.edu/etdc/view?acc_num=toledo1512494875469127.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Weidler, Nathanael R. "Built-In Return-Oriented Programs in Embedded Systems and Deep Learning for Hardware Trojan Detection." DigitalCommons@USU, 2019. https://digitalcommons.usu.edu/etd/7620.

Full text
Abstract:
Microcontrollers and integrated circuits in general have become ubiquitous in the world today. All aspects of our lives depend on them from driving to work, to calling our friends, to checking our bank account balance. People who would do harm to individuals, corporations and nation states are aware of this and for that reason they seek to find or create and exploit vulnerabilities in integrated circuits. This dissertation contains three papers dealing with these types of vulnerabilities. The first paper talks about a vulnerability that was found on a microcontroller, which is a type of integrated circuit. The final two papers deal with hardware trojans. Hardware trojans are purposely added to the design of an integrated circuit in secret so that the manufacturer doesn’t know about it. They are used to damage the integrated circuit, leak confidential information, or in other ways alter the circuit. Hardware trojans are a major concern for anyone using integrated circuits because an attacker can alter a circuit in almost any way if they are successful in inserting one. A known method to prevent hardware trojan insertion is discussed and a type of circuit for which this method does not work is revealed. The discussion of hardware trojans is concluded with a new way to detect them before the integrated circuit is manufactured. Modern deep learning models are used to detect the portions of the hardware trojan called triggers that activate them.
APA, Harvard, Vancouver, ISO, and other styles
8

Harris, Matthew Joshua. "Accelerating Reverse Engineering Image Processing Using FPGA." Wright State University / OhioLINK, 2019. http://rave.ohiolink.edu/etdc/view?acc_num=wright155535529307322.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Bowman, David C. "Image Stitching and Matching Tool in the Automated Iterative Reverse Engineer (AIRE) Integrated Circuit Analysis Suite." Wright State University / OhioLINK, 2018. http://rave.ohiolink.edu/etdc/view?acc_num=wright1533766175549951.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Hill, Jeremy Michael Olivar. "Detection of Avionics Supply Chain Non-control-flow Malware Using Binary Decompilation and Wavelet Analysis." University of Dayton / OhioLINK, 2021. http://rave.ohiolink.edu/etdc/view?acc_num=dayton1628159084278194.

Full text
APA, Harvard, Vancouver, ISO, and other styles
11

Caravut, Sinchai. "MULTIPLE LOGS ANALYSIS FOR DETECTING ZERO-DAY BACKDOOR TROJANS." Cleveland State University / OhioLINK, 2008. http://rave.ohiolink.edu/etdc/view?acc_num=csu1210831685.

Full text
APA, Harvard, Vancouver, ISO, and other styles
12

Lafrenz, Nicholas K. "Trojan Circuit Simulation and Evaluation." Cleveland, Ohio : Case Western Reserve University, 2010. http://rave.ohiolink.edu/etdc/view?acc_num=case1265900150.

Full text
Abstract:
Thesis (Master of Sciences (Engineering))--Case Western Reserve University, 2010
Department of EECS - Computer Engineering Title from PDF (viewed on 2010-05-25) Includes abstract Includes bibliographical references and appendices Available online via the OhioLINK ETD Center
APA, Harvard, Vancouver, ISO, and other styles
13

Du, Dongdong. "Hardware Trojan Detection Using Multiple-Parameter Side-Channel Analysis." Case Western Reserve University School of Graduate Studies / OhioLINK, 2010. http://rave.ohiolink.edu/etdc/view?acc_num=case1278702158.

Full text
APA, Harvard, Vancouver, ISO, and other styles
14

Zareen, Farhath. "Detecting RTL Trojans Using Artificial Immune Systems and High Level Behavior Classification." Scholar Commons, 2019. https://scholarcommons.usf.edu/etd/7992.

Full text
Abstract:
Security assurance in a computer system can be viewed as distinguishing between self and non-self. Artificial Immune Systems (AIS) are a class of machine learning (ML) techniques inspired by the behavior of innate biological immune systems, which have evolved to accurately classify self-behavior from non-self-behavior. This work aims to leverage AIS-based ML techniques for identifying certain behavioral traits in high level hardware descriptions, including unsafe or undesirable behaviors, whether such behavior exists due to human error during development or due to intentional, malicious circuit modifications, known as hardware Trojans, without the need fora golden reference model. We explore the use of Negative Selection and Clonal Selection Algorithms, which have historically been applied to malware detection on software binaries, to detect potentially unsafe or malicious behavior in hardware. We present a software tool which analyzes Trojan-inserted benchmarks, extracts their control and data-flow graphs (CDFGs), and uses this to train an AIS behavior model, against which new hardware descriptions may be tested.
APA, Harvard, Vancouver, ISO, and other styles
15

Penumetcha, Dinesh Varma. "Hardware Trojan Detection in Cryptography IP Cores by Library Encoding Method." Wright State University / OhioLINK, 2015. http://rave.ohiolink.edu/etdc/view?acc_num=wright1439326557.

Full text
APA, Harvard, Vancouver, ISO, and other styles
16

Lenox, Joseph Daniel. "PARALLEL DELAY FAULT GRADING HEURISTIC AND TESTING APPROACHES TO TROJAN IC DETECTION." OpenSIUC, 2016. https://opensiuc.lib.siu.edu/dissertations/1315.

Full text
Abstract:
A method to perform implicit path delay fault grading on GPGPU architectures is presented. Experimentally it is shown that it is over 1200x faster than a single-core implicit path delay fault grading method previously in the literature for higher accuracy and can be shown to scale to multiple GPGPUs. A post-silicon test pattern generation strategy to maximize the efficiency of broadside tests applied to a sequential design for a limited test budget is presented. Arguments are made for this approach for detecting embedded Trojan ICs in the next-state functions of a sequential system; they are based on a model where long sequences of inputs that are applied to the system in the functional mode can detect if Trojan hardware is triggered with high probability. An efficient and scalable input generation algorithm for broadside tests is introduced and its performance on ISCAS'89 and ITC'99 benchmark circuits is evaluated. A design-for-authentication strategy is presented for the insertion of cells to efficiently partition the combinational core of a circuit to detect inserted Trojan ICs. It is shown that the approach, combined with pseudo-exhaustive test pattern generation, guarantees detection in certain circumstances.
APA, Harvard, Vancouver, ISO, and other styles
17

Staub, Dillon. "Bio-Inspired Hardware Security Defenses: A CRISPR-Cas-Based Approach for Detecting Trojans in FPGA Systems." University of Cincinnati / OhioLINK, 2019. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1563872470616901.

Full text
APA, Harvard, Vancouver, ISO, and other styles
18

Bell, Christopher William. "A Multi-Parameter Functional Side Channel Analysis Method for Hardware Trojan Detection in Untrusted FPGA Bitstreams." Scholar Commons, 2013. http://scholarcommons.usf.edu/etd/4437.

Full text
Abstract:
Hardware Trojan Horses (HTHs or Trojans) are malicious design modifications intended to cause the design to function incorrectly. Globalization of the IC development industry has created new opportunities for rogue agents to compromise a design in such a way. Offshore foundries cannot always be trusted, and the use of trusted foundries is not always practical or economical. There is a pressing need for a method to reliably detect these Trojans, to prevent compromised designs from being put into production. This thesis proposes a multi-parameter analysis method that is capable of reliably detecting function-altering and performance-degrading Trojans in FPGA bitstreams. It is largely autonomous, able to perform functional verification and power analysis of a design with minimal user interaction. On-the-fly test vector generation and verification reduces the overhead of test creation by removing the need to pre-generate and verify test vector sets. We implemented the method on a testbed constructed from COTS components, and tested it using a red-team/blue-team approach. The system was effective at detecting performance-degrading and function-altering embedded within combinational or sequential designs. The method was submitted for consideration in the 2012 Embedded Systems Challenge, which served to independently verify our results and evaluate the method; it was awarded first place in the competition.
APA, Harvard, Vancouver, ISO, and other styles
19

Wang, Xinmu. "HARDWARE TROJAN ATTACKS: THREAT ANALYSIS AND LOW-COST COUNTERMEASURES THROUGH GOLDEN-FREE DETECTION AND SECURE DESIGN." Case Western Reserve University School of Graduate Studies / OhioLINK, 2014. http://rave.ohiolink.edu/etdc/view?acc_num=case1378489509.

Full text
APA, Harvard, Vancouver, ISO, and other styles
20

Theerthagiri, Dinesh. "Reversing Malware : A detection intelligence with in-depth security analysis." Thesis, Linköping University, Department of Electrical Engineering, 2009. http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-52058.

Full text
Abstract:

More money nowadays moves online and it is very understandable that criminals want to make more money online aswell, because these days’ banks don’t have large sums of money in their cash box. Since there are many other internalrisks involved in robbing a bank, criminals have found many other ways to commit crimes and much lower risMore money nowadays moves online and it is very understandable that criminals want to make more money online as well, because these days’ banks don’t have large sums of money in their cash box. Since there are many other internal risks involved in robbing a bank, criminals have found many other ways to commit crimes and much lower risk in online crime. The first level of change involved was email-based phishing, but later circumstances changed again.

Authentication methods and security of online bank has been improved over the period. This will drastically reduce effects of phishing based on emails and fraudulent website. The next level of online bank fraud is called banking Trojans. These Trojans infect the online customers of banks. These Trojans monitors customer’s activities and uses their authenticated session to steal customers’ money.

A lot of money is made by these kinds of attacks. Comparatively few perpetrators have been caught, and the problem is getting worse day by day. To have a better understanding of this problem, I have selected a recent malware sample named as SilentBanker. It had the capability of attacking more than 400 banks. This thesis presents the problem in general and includes my results in studying the behaviour of the SilentBanker Trojan.

APA, Harvard, Vancouver, ISO, and other styles
21

Vissamsetty, Kanchan. "Hardware Security and Side Channel Power Analysis for 16X16 Booth Multiplier in 65nm CMOS Technology." Wright State University / OhioLINK, 2021. http://rave.ohiolink.edu/etdc/view?acc_num=wright1630106063345183.

Full text
APA, Harvard, Vancouver, ISO, and other styles
22

Desai, Avinash R. "Anti-Counterfeit and Anti-Tamper Hardware Implementation using Hardware Obfuscation." Thesis, Virginia Tech, 2013. http://hdl.handle.net/10919/23756.

Full text
Abstract:
Tampering and Reverse Engineering of a chip to extract the hardware Intellectual Property (IP) core or to inject malicious alterations is a major concern. First, offshore chip manufac- turing allows the design secrets of the IP cores to be transparent to the foundry and other entities along the production chain. Second, small malicious modifications to the design may not be detectable after fabrication without anti-tamper mechanisms. Counterfeit Inte- grated Circuits (ICs) also have become an important security issue in recent years, in which counterfeit ICs that perform incorrectly or sub-par to the expected can lead to catastrophic consequences in safety and/or mission-critical applications, in addition to the tremendous economic toll they incur to the semiconductor industry. Some techniques have been devel- oped in the past to improve the defense against such attacks but they tend to fall prey to the increasing power of the attacker. We present a new way to protect against tampering by a clever obfuscation of the design, which can be unlocked with a specific, dynamic path traversal. Hence, the functional mode of the controller is hidden with the help of obfuscated states, and the functional mode is made operational only on the formation of a specific interlocked Code-Word during state transition. A novel time-stamp is proposed that can provide the date at which the IC was manufactured for counterfeit detection. Furthermore, we propose a second layer of tamper resistance to the time-stamp circuit to make it even more difficult to modify. Results show that methods proposed offer higher levels of security with small area overhead. A side benefit is that any small alteration will be magnified via the obfuscated design proposed in these methods.
Master of Science
APA, Harvard, Vancouver, ISO, and other styles
23

Loperfido, Francesco. "Progettazione e implementazione di un sistema dinamico per la gestione del packet filtering." Bachelor's thesis, Alma Mater Studiorum - Università di Bologna, 2010. http://amslaurea.unibo.it/2668/.

Full text
Abstract:
Un livello di sicurezza che prevede l’autenticazione e autorizzazione di un utente e che permette di tenere traccia di tutte le operazioni effettuate, non esclude una rete dall’essere soggetta a incidenti informatici, che possono derivare da tentativi di accesso agli host tramite innalzamento illecito di privilegi o dai classici programmi malevoli come virus, trojan e worm. Un rimedio per identificare eventuali minacce prevede l’utilizzo di un dispositivo IDS (Intrusion Detection System) con il compito di analizzare il traffico e confrontarlo con una serie d’impronte che fanno riferimento a scenari d’intrusioni conosciute. Anche con elevate capacità di elaborazione dell’hardware, le risorse potrebbero non essere sufficienti a garantire un corretto funzionamento del servizio sull’intero traffico che attraversa una rete. L'obiettivo di questa tesi consiste nella creazione di un’applicazione con lo scopo di eseguire un’analisi preventiva, in modo da alleggerire la mole di dati da sottoporre all’IDS nella fase di scansione vera e propria del traffico. Per fare questo vengono sfruttate le statistiche calcolate su dei dati forniti direttamente dagli apparati di rete, cercando di identificare del traffico che utilizza dei protocolli noti e quindi giudicabile non pericoloso con una buona probabilità.
APA, Harvard, Vancouver, ISO, and other styles
24

Makarov, Vadim. "Quantum cryptography and quantum cryptanalysis." Doctoral thesis, Norwegian University of Science and Technology, Faculty of Information Technology, Mathematics and Electrical Engineering, 2007. http://urn.kb.se/resolve?urn=urn:nbn:no:ntnu:diva-1473.

Full text
Abstract:

This doctoral thesis summarizes research in quantum cryptography done at the Department of Electronics and Telecommunications at the Norwegian University of Science and Technology (NTNU) from 1998 through 2007.

The opening parts contain a brief introduction into quantum cryptography as well as an overview of all existing single photon detection techniques for visible and near infrared light. Then, our implementation of a fiber optic quantum key distribution (QKD) system is described. We employ a one-way phase coding scheme with a 1310 nm attenuated laser source and a polarization-maintaining Mach-Zehnder interferometer. A feature of our scheme is that it tracks phase drift in the interferometer at the single photon level instead of employing hardware phase control measures. An optimal phase tracking algorithm has been developed, implemented and tested. Phase tracking accuracy of +-10 degrees is achieved when approximately 200 photon counts are collected in each cycle of adjustment. Another feature of our QKD system is that it uses a single photon detector based on a germanium avalanche photodiode gated at 20 MHz. To make possible this relatively high gating rate, we have developed, implemented and tested an afterpulse blocking technique, when a number of gating pulses is blocked after each registered avalanche. This technique allows to increase the key generation rate nearly proportionally to the increase of the gating rate. QKD has been demonstrated in the laboratory setting with only a very limited success: by the time of the thesis completion we had malfunctioning components in the setup, and the quantum bit error rate remained unstable with its lowest registered value of about 4%.

More than half of the thesis is devoted to various security aspects of QKD. We have studied several attacks that exploit component imperfections and loopholes in optical schemes. In a large pulse attack, settings of modulators inside Alice's and Bob's setups are read out by external interrogating light pulses, without interacting with quantum states and without raising security alarms. An external measurement of phase shift at Alice's phase modulator in our setup has been demonstrated experimentally. In a faked states attack, Eve intercepts Alice's qubits and then utilizes various optical imperfections in Bob's scheme to construct and resend light pulses in such a way that Bob does not distinguish his detection results from normal, whereas they give Bob the basis and bit value chosen at Eve's discretion. Construction of such faked states using several different imperfections is discussed. Also, we sketch a practical workflow of breaking into a running quantum cryptolink for the two abovementioned classes of attacks. A special attention is paid to a common imperfection when sensitivity of Bob's two detectors relative to one another can be controlled by Eve via an external parameter, for example via the timing of the incoming pulse. This imperfection is illustrated by measurements on two different single photon detectors. Quantitative results for a faked states attack on the Bennett-Brassard 1984 (BB84) and the Scarani-Acin-Ribordy-Gisin 2004 (SARG04) protocols using this imperfection are obtained. It is shown how faked states can in principle be constructed for quantum cryptosystems that use a phase-time encoding, the differential phase shift keying (DPSK) and the Ekert protocols. Furthermore we have attempted to integrate this imperfection of detectors into the general security proof for the BB84 protocol. For all attacks, their applicability to and implications for various known QKD schemes are considered, and countermeasures against the attacks are proposed.

The thesis incorporates published papers [J. Mod. Opt. 48, 2023 (2001)], [Appl. Opt. 43, 4385 (2004)], [J. Mod. Opt. 52, 691 (2005)], [Phys. Rev. A 74, 022313 (2006)], and [quant-ph/0702262].

APA, Harvard, Vancouver, ISO, and other styles
25

Chang, Yuan-Heng, and 張源亨. "A Study on Sequential Hardware Trojans Detection." Thesis, 2019. http://ndltd.ncl.edu.tw/cgi-bin/gs32/gsweb.cgi/login?o=dnclcdr&s=id=%22107NCHU5394019%22.&searchmode=basic.

Full text
Abstract:
碩士
國立中興大學
資訊科學與工程學系所
107
In recent years, manufacturers and governments have studied the possibility of Hardware Trojan insertions to tamper original circuit among the supply chain of integrated circuits. Hardware Trojans lead to incorrect functionality of circuits and leakage of important information. Most of the Hardware Trojan detections are based on observation of unexpected output signals for circuit and side channel analysis which detects the abnormal signals of side channels. Thus, the time for an activation of a Hardware Trojan is a significant issue for Hardware Trojan detectors. In this thesis, we propose an automatic method to accelerate the Hardware Trojan detection. In the proposed method, logic gates are inserted into proper locations of a circuit with corresponding control signals. Therefore, the probabilities of signal transitions are increased so that they are higher than given threshold, which improves the detectability of both combinational and sequential Hardware Trojans. Experimental results show that the proposed method increases the activity of Hardware Trojans and reduces the required time for Hardware Trojan activations while the hardware overhead is low.
APA, Harvard, Vancouver, ISO, and other styles
26

Wei, Jhih-Yu, and 魏志育. "A Study on Hardware Trojans and Detection." Thesis, 2015. http://ndltd.ncl.edu.tw/handle/20216554988524760505.

Full text
APA, Harvard, Vancouver, ISO, and other styles
27

Huang, Shih-Heng, and 黃仕亨. "A Study on Detection Method for Hardware Trojans." Thesis, 2016. http://ndltd.ncl.edu.tw/handle/03733452554825707764.

Full text
Abstract:
碩士
國立中興大學
資訊科學與工程學系
104
Hardware Trojans become a security threat to the integrated circuit supply chain. Known Trojan detection methods try to activate Trojans so as to observe either erroneous output responses or abnormal side-channel signals. Detecting hardware Trojans is very difficult as such circuits are stealthy in nature and triggered only under rare conditions. Traditional ATPG patterns are not useful for Trojan activation, and in general random patterns have to be applied for Trojan detection. In this paper we will first analyze how combinational rare conditions can be constructed in a systemic way, so that a Trojan circuit with a desired triggering probability can be synthesized accordingly. A watch list of Trojan candidates can be constructed according to the analysis. A set of test cubes can be generated from the candidates, and experimental results that the number of test cubes is restricted in most cases. The number of test vectors can be further reduced when physical layout information is taken into account. In addition, we can augment the test cubes with random assignment of X-bits to deal with addition trigger signals other than the target events. The results of this study should be helpful to the development of Trojan detection methods
APA, Harvard, Vancouver, ISO, and other styles
28

Hsu, Kuo-Yang, and 許國揚. "A Study on Hardware Trojans Construction and Detection Based on Layout Information." Thesis, 2018. http://ndltd.ncl.edu.tw/handle/v6t9ru.

Full text
Abstract:
碩士
國立中興大學
資訊科學與工程學系
106
In recent years, the semiconductor industry and the government agencies on national security and defense are starting to pay attention to hardware security issues, including the idea of inserting malicious logic gates into integrated circuit, which we call hardware Trojans. Since hardware Trojans are stealthy in nature and triggered only under rare conditions, which make them hard to detect. Traditional Trojan activation methods rely on applying random patterns to trigger Trojan circuit; unfortunately, this approach is not efficient in general. In this paper, we discuss how to construct combinational Trojans efficiently. A set of candidate trigger signals is obtained first, and then dependency among those signals is analyzed so that efficient trigger conditions can be constructed. Since many trigger conditions are not valid when layout constraints are taken into account, we propose a layout-aware approach for Trojan construction and activation vector generation. According to the experimental results, the number of activation vectors is significantly reduced with the help of layout information. The results of this study should be helpful to the development of Trojan detection methods.
APA, Harvard, Vancouver, ISO, and other styles
29

Moein, Samer. "Systematic Analysis and Methodologies for Hardware Security." Thesis, 2015. http://hdl.handle.net/1828/6954.

Full text
Abstract:
With the increase in globalization of Integrated Circuit (IC) design and production, hardware trojans have become a serious threat to manufacturers as well as consumers. These trojans could be intensionally or accidentally embedded in ICs to make a system vulnerable to hardware attacks. The implementation of critical applications using ICs makes the effect of trojans an even more serious problem. Moreover, the presence of untrusted foundries and designs cannot be eliminated since the need for ICs is growing exponentially and the use of third party software tools to design the circuits is now common. In addition if a trusted foundry for fabrication has to be developed, it involves a huge investment. Therefore, hardware trojan detection techniques are essential. Very Large Scale Integration (VLSI) system designers must now consider the security of a system against internal and external hardware attacks. Many hardware attacks rely on system vulnerabilities. Moreover, an attacker may rely on deprocessing and reverse engineering to study the internal structure of a system to reveal the system functionality in order to steal secret keys or copy the system. Thus hardware security is a major challenge for the hardware industry. Many hardware attack mitigation techniques have been proposed to help system designers build secure systems that can resist hardware attacks during the design stage, while others protect the system against attacks during operation. In this dissertation, the idea of quantifying hardware attacks, hardware trojans, and hardware trojan detection techniques is introduced. We analyze and classify hardware attacks into risk levels based on three dimensions Accessibility/Resources/Time (ART). We propose a methodology and algorithms to aid the attacker/defender to select/predict the hardware attacks that could use/threaten the system based on the attacker/defender capabilities. Because many of these attacks depends on hardware trojans embedded in the system, we propose a comprehensive hardware trojan classification based on hardware trojan attributes divided into eight categories. An adjacency matrix is generated based on the internal relationship between the attributes within a category and external relationship between attributes in different categories. We propose a methodology to generate a trojan life-cycle based on attributes determined by an attacker/defender to build/investigate a trojan. Trojan identification and severity are studied to provide a systematic way to compare trojans. Trojan detection identification and coverage is also studied to provide a systematic way to compare detection techniques and measure their e effectiveness related to trojan severity. We classify hardware attack mitigation techniques based on the hardware attack risk levels. Finally, we match these techniques to the attacks the could countermeasure to help defenders select appropriate techniques to protect their systems against potential hardware attacks.
Graduate
0544
0984
samerm@uvic.ca
APA, Harvard, Vancouver, ISO, and other styles
30

Lo, Sheng-Feng, and 羅晟峯. "Trojan virus detection on Windows 7 by using host-based intrusion detection." Thesis, 2014. http://ndltd.ncl.edu.tw/handle/20818620553254179697.

Full text
Abstract:
碩士
健行科技大學
資訊工程系碩士班
102
Windows 7 is one of the most popular operating system, because of its popularity often become the target of attacks, and Trojan virus is one of them. Trojans hope to be able to hide itself and boot automatically execute reached keyloggers to steal data, control, and so behavior. Therefore, our study presents a method to detect viruses, boot registry keys will be automatically executed and the program has a function to remove registry keys are classified into two rules. These two rules will be to determine whether the main basis for the Trojans, and use host-based intrusion detection system for detection is based on these two rules will be changed in the registry keys to record and count the results. Finally, the statistical results of normal programs and Trojan viruses to compare and analyze changes to registry key behavior. Statistics from the experimental results that the majority of the Trojan virus will tamper with the boot registry keys automatically. In this study, 94% of detection rate, and the false alarm rate of 6%.
APA, Harvard, Vancouver, ISO, and other styles
31

Pai, Fu-Wei, and 白馥瑋. "A Workbench for Hybrid Gate-Level Hardware Trojan Detection." Thesis, 2019. http://ndltd.ncl.edu.tw/handle/sne75f.

Full text
Abstract:
碩士
國立中山大學
資訊工程學系研究所
107
Nowadays, a SoC chip has complex functions and huge circuits. Therefore, designers usually integrate several 3rd IPs and their own design IP into system chips to accelerate overall system development time. However, it is impossible to determine whether there is any hidden Hardware Trojans inserted in 3rd IP during the design or manufacturing stage. The hidden Hardware Trojans may leak inner information or reduce the overall system performance. Therefore, it is necessary to verify hardware logic gate level netlists. Hardware Trojan detection methods can be divided into two types. The first method is to detect rare trigger circuits. In this circuit design, the hardware Trojan netlist is triggered at a specific time. And most of the execution time will be the implementation of the original circuit it is difficult to be explored by the user. The second method is analyzed the gate level netlists. If there are some pre-defined Trojan features found in one of the gate level netlist’s nets. This net would be treated as a Trojan horse circuit. Therefore, this thesis proposes a comprehensive hardware Trojan detection platform. There are two methods for the user to detect whether there is a hardware Trojan in the hardware Gate-level code. The first method detects rare trigger circuit, which requires the user to provide a testbench to observe whether there is a circuit that is rarely triggered during the execution of the circuit. Circuits that are not detected by testbench may be Trojan. The second method is to directly analyze the gate level netlist. Define the possible Trojan characteristics in advance and look for a net like the Trojan features. Guiding designers to focus on high-probability Trojan features. After that, we will select eighteen of the hardware Trojan benchmarks for experiment and will further insert the Trojan horse into the common open-source circuit to test the accuracy of its own platform.
APA, Harvard, Vancouver, ISO, and other styles
32

Houghton, Nicholas. "Automated trojan detection and analysis in field programmable gate arraysa." Thesis, 2016. http://hdl.handle.net/1828/7673.

Full text
Abstract:
Electronics have become such a staple in modern life that we are just as a ected by their vulnerabilities as they are. Ensuring that the processors that control them are secure is paramount to our intellectual safety, our nancial safety, our privacy, and even our personal safety. The market for integrated circuits is steadily being consumed by a recon gurable type of processor known as a eld-programmable gate- array (FPGA). The very features that make this type of device so successful also make them susceptible to attack. FPGAs are recon gured by software; this makes it easy for attackers to make modi cation. Such modi cations are known as hardware trojans. There have been many techniques and strategies to ensure that these devices are free from trojans but few have taken advantage of the central feature of these devices. The con guration Bitstream is the binary le which programs these devices. By extracting and analyzing it, a much more accurate and e cient means of detecting trojans can be achieved. This discussion presents a new methodology for exploiting the power of the con guration Bitstream to detect and described hardware trojans. A software application is developed that automates this methodology.
Graduate
0537
0544
0984
nhoughto@uvic.ca
APA, Harvard, Vancouver, ISO, and other styles
33

Chang, Tin-Wei, and 張庭瑋. "An Efficient Trojan Circuit Detection Method by Using Path Tracking Algorithm." Thesis, 2012. http://ndltd.ncl.edu.tw/handle/57758988732662816556.

Full text
Abstract:
碩士
國立中興大學
資訊科學與工程學系所
100
Due to globalization of the semiconductor design and fabrication process in recent years, integrated circuits become vulnerable to malicious alterations and detection capabilities of malicious behavior become weaker. For example, malicious circuits implantation in the circuit will cause the circuit function change or leakage the key messages, and this malicious circuit are referred to “Hardware Trojan” . In this work, we use the ring oscillator to increase the testability of the circuit. In the circuit, we partition the circuit to many blocks and combine the ring oscillator into blocks, then use ring oscillator’s characteristics to detect malicious circuits to achieve the Hardware Trojan detection. In order to optimize circuit partitioning block, it is essential important to allocate the wires appropriately. We propose a path tracing algorithm that can achieve average allocation of wires and high coverage with high testability on detection
APA, Harvard, Vancouver, ISO, and other styles
34

Zhou, Boyou. "A multi-layer approach to designing secure systems: from circuit to software." Thesis, 2019. https://hdl.handle.net/2144/36149.

Full text
Abstract:
In the last few years, security has become one of the key challenges in computing systems. Failures in the secure operations of these systems have led to massive information leaks and cyber-attacks. Case in point, the identity leaks from Equifax in 2016, Spectre and Meltdown attacks to Intel and AMD processors in 2017, Cyber-attacks on Facebook in 2018. These recent attacks have shown that the intruders attack different layers of the systems, from low-level hardware to software as a service(SaaS). To protect the systems, the defense mechanisms should confront the attacks in the different layers of the systems. In this work, we propose four security mechanisms for computing systems: (i ) using backside imaging to detect Hardware Trojans (HTs) in Application Specific Integrated Circuits (ASICs) chips, (ii ) developing energy-efficient reconfigurable cryptographic engines, (iii) examining the feasibility of malware detection using Hardware Performance Counters (HPC). Most of the threat models assume that the root of trust is the hardware running beneath the software stack. However, attackers can insert malicious hardware blocks, i.e. HTs, into the Integrated Circuits (ICs) that provide back-doors to the attackers or leak confidential information. HTs inserted during fabrication are extremely hard to detect since their overheads in performance and power are below the variations in the performance and power caused by manufacturing. In our work, we have developed an optical method that identifies modified or replaced gates in the ICs. We use the near-infrared light to image the ICs because silicon is transparent to near-infrared light and metal reflects infrared light. We leverage the near-infrared imaging to identify the locations of each gate, based on the signatures of metal structures reflected by the lowest metal layer. By comparing the imaged results to the pre-fabrication design, we can identify any modifications, shifts or replacements in the circuits to detect HTs. With the trust of the silicon, the computing system must use secure communication channels for its applications. The low-energy cost devices, such as the Internet of Things (IoT), leverage strong cryptographic algorithms (e.g. AES, RSA, and SHA) during communications. The cryptographic operations cause the IoT devices a significant amount of power. As a result, the power budget limits their applications. To mitigate the high power consumption, modern processors embed these cryptographic operations into hardware primitives. This also improves system performance. The hardware unit embedded into the processor provides high energy-efficiency, low energy cost. However, hardware implementations limit flexibility. The longevity of theIoTs can exceed the lifetime of the cryptographic algorithms. The replacement of the IoT devices is costly and sometimes prohibitive, e.g., monitors in nuclear reactors.In order to reconfigure cryptographic algorithms into hardware, we have developed a system with a reconfigurable encryption engine on the Zedboard platform. The hardware implementation of the engine ensures fast, energy-efficient cryptographic operations. With reliable hardware and secure communication channels in place, the computing systems should detect any malicious behaviors in the processes. We have explored the use of the Hardware Performance Counters (HPCs) in malware detection. HPCs are hardware units that count micro-architectural events, such as cache hits/misses and floating point operations. Anti-virus software is commonly used to detect malware but it also introduces performance overhead. To reduce anti-virus performance overhead, many researchers propose to use HPCs with machine learning models in malware detection. However, it is counter-intuitive that the high-level program behaviors can manifest themselves in low-level statics. We perform experiments using 2 ∼ 3 × larger program counts than the previous works and perform a rigorous analysis to determine whether HPCs can be used to detect malware. Our results show that the False Discovery Rate of malware detection can reach 20%. If we deploy this detection system on a fresh installed Windows 7 systems, among 1,323 binaries, 198 binaries would be flagged as malware.
APA, Harvard, Vancouver, ISO, and other styles
35

Tsai, Pei-Wen, and 蔡佩彣. "Using code signing in the detection of malware – A Trojan horse case study." Thesis, 2011. http://ndltd.ncl.edu.tw/handle/40557602528150744568.

Full text
Abstract:
碩士
華梵大學
資訊管理學系碩士班
99
Anti-virus software is major for the computer of malware defense mechanism, its operation based on Signature-based to detect malware. However, it needs some time to product of virus pattern, publish batch and update the computer. It makes the Anti-virus software latency a period, and the user's computer will suffer the threat of malware attack. So we solve anti-virus software’s window period, resulting malware intrusion’s problem. We use malware intrusion and behavioral module, analysis and analysis tool, and use Code Signing to verify PE’s integrity. This conduct detect the computer have malware to intrusion or not. That could assist anti-virus software to protect the computer. The subject of the study will be based Trojan for Windows operating system environment, system and network monitoring program of activities. Reduce the system security of the Anti-virus latency risk. This case study was to install AntiVir in Windows operating system environment. The result above methods has proved that this method can assist anti-virus software, reducing the Anti-virus latency risk.
APA, Harvard, Vancouver, ISO, and other styles
36

Pan, Ming. "Research on detecting mechanism for Trojan horse based on PE file." Thèse, 2009. http://constellation.uqac.ca/138/1/030120792.pdf.

Full text
Abstract:
As malicious programs, Trojan horses have become a huge threat to computer networks security. Trojan horses can easily cause loss, damage or even theft of data because they are usually disguised as something useful or desirable, and are always mistakenly activated by computer users, corporations and other organizations. Thus, it is important to adopt an effective and efficient method to detect the Trojan horses, and the exploration of a new method of detection is of greater significance. Scientists and experts have tried many approaches to detecting Trojan horses since they realized the harms of the programs. Up to now, these methods fall mainly into two categories [2]. The first category is to detect Trojan horses through checking the port of computers since the Trojan horses send out message through computer ports [2]. However, these methods can only detect the Trojan horses that are just working when detected. The second class is to detect Trojan horses by examining the signatures of files [2] [19], in the same way as people deal with computer virus. As new Trojan horses may contain unknown signatures, methods in this category may not be effective enough when new and unknown Trojan horses appear continuously, sending out unknown signatures that escape detection. For the above-mentioned reasons, without exception, there are limitations in the existing methods if the un-awakened and unknown Trojan horses are to be detected. This thesis proposes a new method that can detect un-awakened and unknown Trojan horses- the detection by using of a file's static characteristics. This thesis takes PE file format as the object of the research, because approximately 75% of personal computers worldwide are installed the Microsoft Windows [4], and that Trojan horses usually exist as a Portable Executable (PE) file in the Windows platform. Based on the (PE) file format, my research gets all the static information of each part of PE file which is characteristic of a file. Then, this static information is analyzed by the intelligent information processing techniques. Next, a detection model is established to estimate whether a PE file is a Trojan horse. This model can detect the unknown Trojan horses by analyzing static characteristics of a file. The information that is used to verify detecting model is new and unknown to the detecting model; in other words, the information is not used during the training of the model. The thesis is organized as follows. First, this thesis discusses the limitations of traditional detection techniques, related works of research, and a new method to detect Trojan horse based on file's static information. Second, the thesis focuses on the research of the Trojan horse detecting models, covering the extracting of the static information from PE file, choice of intelligent information processing techniques, and setting up the Trojan horse detecting model. Lastly, the thesis discusses the direction of future research in this field.
APA, Harvard, Vancouver, ISO, and other styles
37

Chen, Jian-You, and 陳建佑. "Using Path Features for Hardware Trojan Detection and Localization Based on Machine Learning Techniques." Thesis, 2019. http://ndltd.ncl.edu.tw/handle/ep24r5.

Full text
Abstract:
碩士
國立交通大學
資訊科學與工程研究所
107
In this work, we proposed a hardware trojan detection method by using path features and machine learning techniques to localize the trojan gates of the untrusted circuits. First of all, we extract the \textit{path features} which are highly relative to the malicious trojan circuit. In order to reduce the complexity of path counts in the training set of data and the classification/validation set of data, we use \textit{path filter} to filter out the paths which are very unlikely to be the trojan paths. For our machine learning models, we use the random forest (RF) and support vector machine (SVM) as our path classifiers. Due to the promising result of trojan path classification, we score the \textit{suspected trojan gates} which are on the \textit{suspected trojan paths} identified by the path classifier. Finally, we rank the suspected trojan gates in decreasing order of score, and show how suspicious a gate is in terms of being a trojan gate. On average, we obtain 94.57\% true positive rate (TPR) and 98.54\% true negative rate (TNR) of the \textit{trojan gate localization} of all trojan circuits.
APA, Harvard, Vancouver, ISO, and other styles
38

Cheng, Jung-Pei, and 鄭容沛. "Android SMS Trojan Malware Detection Using User Intent Leak Tracing and Frequent Episode Rule Mining." Thesis, 2014. http://ndltd.ncl.edu.tw/handle/ynu2z5.

Full text
Abstract:
碩士
國立臺灣科技大學
資訊工程系
102
Due to the development of smartphones, the number of Android-based applications expands quite rapid, which offers people the convenience of mobile communications. Short message service (SMS) is basic communication component and one of the most frequently used services in the mobile phones so malware can send message to subscribe premium service without the user's awareness so as to cause financial charges. This study proposes the user intent leak tracing and frequent episode rule mining to provide a static analysis for detecting the Android SMS Trojan malware. User intent leak would indicate that sensitive function call be performed without the user’s awareness and can be traced in API Call usage to produce the event sequences. These event sequences, then, can be used in frequent episode rule mining to find out the frequent episode patterns, also called frequent attack episode patterns. Moreover, this paper leverages the proposed mechanism to develop a system, named SMSDroidCare. First, API Call usage information can be extracted from SMS Trojan malwares or begin apps using reverse engineering tool. And then, the user intent leak flow that occurs in API Call usage can be traced to produce the event sequences as well as event type has pre-defined according to how android SMS premium-rate fraud works. Next, frequent episode rules are mined from the event sequences, which identifies meaningful attack rule patterns. Finally, these rule patterns is be used to determine whether the application is malicious or not and detect malicious SMS premium-rate fraud behavior. In the experiments, we demonstrate that SMS Trojan malwares can be detected by considering user intent leak. In addition, our proposed method can improve detecting rate of the SMS Trojan malwares.
APA, Harvard, Vancouver, ISO, and other styles
39

"Detecting Unauthorized Activity in Lightweight IoT Devices." Doctoral diss., 2020. http://hdl.handle.net/2286/R.I.62744.

Full text
Abstract:
abstract: The manufacturing process for electronic systems involves many players, from chip/board design and fabrication to firmware design and installation. In today's global supply chain, any of these steps are prone to interference from rogue players, creating a security risk. Manufactured devices need to be verified to perform only their intended operations since it is not economically feasible to control the supply chain and use only trusted facilities. It is becoming increasingly necessary to trust but verify the received devices both at production and in the field. Unauthorized hardware or firmware modifications, known as Trojans, can steal information, drain the battery, or damage battery-driven embedded systems and lightweight Internet of Things (IoT) devices. Since Trojans may be triggered in the field at an unknown instance, it is essential to detect their presence at run-time. However, it isn't easy to run sophisticated detection algorithms on these devices due to limited computational power and energy, and in some cases, lack of accessibility. Since finding a trusted sample is infeasible in general, the proposed technique is based on self-referencing to remove any effect of environmental or device-to-device variations in the frequency domain. In particular, the self-referencing is achieved by exploiting the band-limited nature of Trojan activity using signal detection theory. When the device enters the test mode, a predefined test application is run on the device repetitively for a known period. The periodicity ensures that the spectral electromagnetic power of the test application concentrates at known frequencies, leaving the remaining frequencies within the operating bandwidth at the noise level. Any deviations from the noise level for these unoccupied frequency locations indicate the presence of unknown (unauthorized) activity. Hence, the malicious activity can differentiate without using a golden reference or any knowledge of the Trojan activity attributes. The proposed technique's effectiveness is demonstrated through experiments with collecting and processing side-channel signals, such as involuntarily electromagnetic emissions and power consumption, of a wearable electronics prototype and commercial system-on-chip under a variety of practical scenarios.
Dissertation/Thesis
Doctoral Dissertation Electrical Engineering 2020
APA, Harvard, Vancouver, ISO, and other styles
40

(9034049), Miguel Villarreal-Vasquez. "Anomaly Detection and Security Deep Learning Methods Under Adversarial Situation." Thesis, 2020.

Find full text
Abstract:

Advances in Artificial Intelligence (AI), or more precisely on Neural Networks (NNs), and fast processing technologies (e.g. Graphic Processing Units or GPUs) in recent years have positioned NNs as one of the main machine learning algorithms used to solved a diversity of problems in both academia and the industry. While they have been proved to be effective in solving many tasks, the lack of security guarantees and understanding of their internal processing disrupts their wide adoption in general and cybersecurity-related applications. In this dissertation, we present the findings of a comprehensive study aimed to enable the absorption of state-of-the-art NN algorithms in the development of enterprise solutions. Specifically, this dissertation focuses on (1) the development of defensive mechanisms to protect NNs against adversarial attacks and (2) application of NN models for anomaly detection in enterprise networks.

In this state of affairs, this work makes the following contributions. First, we performed a thorough study of the different adversarial attacks against NNs. We concentrate on the attacks referred to as trojan attacks and introduce a novel model hardening method that removes any trojan (i.e. misbehavior) inserted to the NN models at training time. We carefully evaluate our method and establish the correct metrics to test the efficiency of defensive methods against these types of attacks: (1) accuracy with benign data, (2) attack success rate, and (3) accuracy with adversarial data. Prior work evaluates their solutions using the first two metrics only, which do not suffice to guarantee robustness against untargeted attacks. Our method is compared with the state-of-the-art. The obtained results show our method outperforms it. Second, we proposed a novel approach to detect anomalies using LSTM-based models. Our method analyzes at runtime the event sequences generated by the Endpoint Detection and Response (EDR) system of a renowned security company running and efficiently detects uncommon patterns. The new detecting method is compared with the EDR system. The results show that our method achieves a higher detection rate. Finally, we present a Moving Target Defense technique that smartly reacts upon the detection of anomalies so as to also mitigate the detected attacks. The technique efficiently replaces the entire stack of virtual nodes, making ongoing attacks in the system ineffective.

APA, Harvard, Vancouver, ISO, and other styles
We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!

To the bibliography