Log in

Relevant bibliographies by topics / Digital-to-Analog Convertor (DAC) / Journal articles

To see the other types of publications on this topic, follow the link: Digital-to-Analog Convertor (DAC).

Journal articles on the topic 'Digital-to-Analog Convertor (DAC)'

Author: Grafiati

Published: 3 June 2025

Last updated: 31 July 2025

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the top 50 journal articles for your research on the topic 'Digital-to-Analog Convertor (DAC).'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Browse journal articles on a wide variety of disciplines and organise your bibliography correctly.

1

An, Sheng-Biao, Li-Xin Zhao, Shi-Cong Yang, Tao An, and Rui-Xia Yang. "Design of Low Power and High Precision Successive Approximation Register Analog-to-Digital Converter (SAR-ADC) Based on Piecewise Capacitance and Calibration Technique." Journal of Nanoelectronics and Optoelectronics 15, no. 4 (2020): 478–86. http://dx.doi.org/10.1166/jno.2020.2782.

Full text

Abstract:

This paper presents a charge redistributed successive approximation register analog-to-digital converter (SAR ADC). Compared with the traditional Digital-Analog Convertor (DAC), the power consumption of the DAC scheme is reduced by 90%, the area is reduced by 60%. The test chip fabricated in 180 nm Complementary Metal Oxide Semiconductor (CMOS) occupied an active area of 0.12 mm 2 . At 10 MS/s, a signal-to-noise and distortion ratio (SNDR) of 57.70 dB and a spurious-free dynamic range (SFDR) of 55.63 dB are measured with 1.68 Vpp differential-mode input signal. The total power consumption is 6

APA, Harvard, Vancouver, ISO, and other styles

2

Albaba, Mouhamad Samer Ehsan, Ahmad Al-Abdo, and Yasser Khadra. "Calculation the precision of the conversion of bio-signals (heart sounds) in analog to digital and digital to analog conversion processes in ATmega 8 microcontroller processors using computer simulation." Association of Arab Universities Journal of Engineering Sciences 26, no. 4 (2019): 105–12. http://dx.doi.org/10.33261/jaaru.2019.26.4.013.

Full text

Abstract:

The research aims to calculate the precision transfer from the analogue to digital convertor (ADC) and the digital to analogue convertor (DAC) of the ATmega microcontroller series that are widely used in various circuits and their application of weak signals such as boi-signals, especially heart sounds signals.We chose the ATmega8 microcontroller and performed the measurements and results on the first heart sound (S1) after enforcement the simulations of an electronic stethoscope using the famous program proteus8 for electronic systems. We performed the analogue to digital conversion (ADC) for

APA, Harvard, Vancouver, ISO, and other styles

3

Vidya, Sagar Potharaju. "FPGA IMPLEMENTATION OF DIRECT DIGITAL SYNTHESIZERUSING VHDL." GLOBAL JOURNAL OF ENGINEERING SCIENCE AND RESEARCHES 4, no. 11 (2017): 140–50. https://doi.org/10.5281/zenodo.1067984.

Full text

Abstract:

Signal generators are heavy and large in size and are limited to particular set of analog wave forms,creation of arbitrary wave forms are not possible. The available Digital signal generators nowadays are incapable of creating all type of waveforms and more ever they are not reconfigurable. In this paper I am proposing an efficient method called Direct Digital Synthesis (DDS) to realize all the hardware parts of signal generator called Direct Digital Synthesizer in FPGA using VHSIC Hardware Description Language (VHDL). DDS has many advantages over its analog counterpart and improved phase nois

APA, Harvard, Vancouver, ISO, and other styles

4

Hasannezhad, Mojtaba, Abumoslem Jannesari, and Mojtaba Lotfizad. "Design of a High-Frequency Very Low-Power Direct Digital Frequency Synthesizer." Journal of Circuits, Systems and Computers 25, no. 08 (2016): 1650085. http://dx.doi.org/10.1142/s0218126616500857.

Full text

Abstract:

This paper presented a low-power Direct Digital Frequency Synthesizer (DDFS) using non-uniform sine-weighted digital-to-analog convertor (DAC). To avoid the need for a sharp filter to generate signals near and beyond the Nyquist frequency, parallel DACs, which cause to speed relaxation in a single DAC as well, and return-to-zero (RZ) technique were used. To reduce the area and power in parallel DACs, non-uniform sine-weighted DAC design method was proposed. This technique causes to reduce power consumption in DACs up to 48.47%, and nearly the same amount of reduction in the area. Meanwhile, by

APA, Harvard, Vancouver, ISO, and other styles

5

Nahar, Ali Kerem, Ansam Subhi Jaddar, Hussain K. Khleaf, and Mohmmed Jawad Mortada Mobarek. "Second order noise shaping for data-weighted averaging technique to improve sigma-delta DAC performance." International Journal of Advances in Applied Sciences 10, no. 1 (2021): 79. http://dx.doi.org/10.11591/ijaas.v10.i1.pp79-87.

Full text

Abstract:

<p>In general, the noise shaping responses, a cyclic second order response is delivered by the method of data weighted averaging (DWA) in which the output of the digital-to-analog convertor (DAC) is restricted to one of two states. DWA works efficiently for rather low levels of quantizing; it begins presenting considerable difficulties when internal levels of quantizing are extended further. Though, each added bit of internal quantizing causes an exponentially increasing in power dissipation, complexity and size of the DWA logic and the DAC. This gives a controlled seconnd order response

APA, Harvard, Vancouver, ISO, and other styles

6

Ali, Kerem Nahar, Subhi Jaddar Ansam, K. Khleaf Hussain, and Jawad Mortada Mobarek Mohmmed. "Second order noise shaping for data-weighted averaging technique to improve sigma-delta DAC performance." International Journal of Advances in Applied Sciences (IJAAS) 10, no. 1 (2021): 79–87. https://doi.org/10.11591/ijaas.v10.i1.pp79-87.

Full text

Abstract:

In general, the noise shaping responses, a cyclic second order response is delivered by the method of data weighted averaging (DWA) in which the output of the digital-to-analog convertor (DAC) is restricted to one of two states. DWA works efficiently for rather low levels of quantizing; it begins presenting considerable difficulties when internal levels of quantizing are extended further. Though, each added bit of internal quantizing causes an exponentially increasing in power dissipation, complexity and size of the DWA logic and the DAC. This gives a controlled seconnd order response accounti

APA, Harvard, Vancouver, ISO, and other styles

7

Bekal, Anush, Shabi Tabassum, and Manish Goswami. "Low Power Design of a 1 V 8-bit 125 fJ Asynchronous SAR ADC with Binary Weighted Capacitive DAC." Journal of Circuits, Systems and Computers 26, no. 05 (2017): 1750077. http://dx.doi.org/10.1142/s0218126617500773.

Full text

Abstract:

The work proposes an improved technique to design a low power 8-bit asynchronous successive approximation register (ASAR), an analog-to-digital converter (ADC). The proposed ASAR ADC consists of a comparator, ASAR (digital control logic block), and a capacitive-digital-to-analog convertor (C-DAC). The comparator is a preamplier-based improved positive feedback latch circuit which has a built-in sample and hold (S/H) functionality and saves an enormous amount of power. The implemented digital control logic block performing the successive approximation (SA) algorithm is totally unrestrained of t

APA, Harvard, Vancouver, ISO, and other styles

8

Yao, Y., J. Zhang, Y. Liu, et al. "Development of a multifunctional real-time data processing system for interferometers on EAST." Journal of Instrumentation 18, no. 11 (2023): C11013. http://dx.doi.org/10.1088/1748-0221/18/11/c11013.

Full text

Abstract:

Abstract In the latest campaign of EAST experiments, two new interferometers were installed, a dispersion interferometer (DI) based on a Carbon Dioxide laser and a solid source interferometer (SSI) based on microwave multiplier sources. To make them available for the Plasma Control System (PCS) system, each of them needs to be provided with a real-time processing system to extract the detector output signal and afterward obtain the electron density information through signal processing. To obtain interferometer data quickly and reliably, a unified hardware template was applied to both interfer

APA, Harvard, Vancouver, ISO, and other styles

9

Zhou, Peigen, Pinpin Yan, Jixin Chen, Zhe Chen, and Wei Hong. "A 77 GHz Power Amplifier with 19.1 dBm Peak Output Power in 130 nm SiGe Process." Micromachines 14, no. 12 (2023): 2238. http://dx.doi.org/10.3390/mi14122238.

Full text

Abstract:

This article reports a two-stage differential structure power amplifier based on a 130 nm SiGe process operating at 77 GHz. By introducing a tunable capacitor for amplitude and phase balance at the center tap of the secondary coil of the traditional Marchand balun, the balun achieves amplitude imbalance less than 0.5 dB and phase imbalance less than 1 degree within the operating frequency range of 70–85 GHz, which enables the power amplifier to exhibit comparable output power over a wide operating frequency band. The power amplifier, based on a designed 3-bit digital analog convertor (DAC)-con

APA, Harvard, Vancouver, ISO, and other styles

10

Melikyan, V. Sh, V. D. Hovhannisyan, M. T. Grigoryan, A. A. Avetisyan, and H. T. Grigoryan. "Real Number Modeling Flow of Digital to Analog Converter." Proceedings of Universities. Electronics 26, no. 2 (2021): 144–53. http://dx.doi.org/10.24151/1561-5405-2021-26-2-144-153.

Full text

Abstract:

This work introduces a flow of digital to analog (DAC) implementation in digital environment of SystemVerilog. Unlike the classical Verilog models, this digital to analog converter behavioral model is analog. Such type of model creation in general is called real number modeling. The DAC model is verified by the HSPICE and SystemVerilog Co-simulations which show its applicability in different register transfer level verification environments. The digital environment with real number modeled DAC runs around 8 times faster than the same environment with SPICE model. At the same time, the output s

APA, Harvard, Vancouver, ISO, and other styles

11

Ferid, Agayev, Karimov Javid, Mehdiyeva Almaz, and Quliyeva Sevinj. "Design principles of digital-to-analog conversion in information transformation." Technology audit and production reserves 5, no. 1 (67) (2022): 18–21. https://doi.org/10.15587/2706-5448.2022.267770.

Full text

Abstract:

<em>The object of study is </em><em>digital-to-analog converter (DAC)</em><em>.</em> <em>The meaning of DAC, their design and control of various types of switches, as well as some logic elements that can act as a switch, as well as the principles of DAC operation based on various series, microcircuits</em> <em>were considered. The resistance of a 4-bit DAC circuit was calculated and, accordingly, the change in the output voltage when applying the corresponding combined input voltage was studied, and a timing diagram was accordingly developed. Using 1-state and toggle physical sw

APA, Harvard, Vancouver, ISO, and other styles

12

Dr., N. Saravanakumar, and S. Saranya. "A Survey: R-2Dr. N. SaravanakumarR Digital to Analog Converter Implementation Using Cadence EDA Tool." Journal of VLSI Design and Signal Processing 5, no. 1 (2019): 33–42. https://doi.org/10.5281/zenodo.2604961.

Full text

Abstract:

<em>An option in contrast to the binary weighted-input DAC is the supposed R/2R DAC, which utilizes less special resistor esteems. A disservice ofthe</em><em>A digital-to-analog converter which depends on the R-2R stepping stool is investigated for low power utilization i.e.27.04 mW, low dynamic chip territory for example 0.054 mm2 and low DNL for example 0.03. R-2R DAC is executed utilizing rhythm virtuoso device in 180nm CMOS process. The main components used are an operational amplifier and R-2R ladder network. Op-amp is made up of two stages. The first stage of op-amp consists of a differe

APA, Harvard, Vancouver, ISO, and other styles

13

Hashemifar, Seyed Mohammad. "Design of a Single-Core Digital-to-Analog Converter with Ultra-Wideband and Low Power Consumption for CUWB-IR Applications." Tehnički glasnik 16, no. 3 (2022): 311–14. http://dx.doi.org/10.31803/tg-20220405104325.

Full text

Abstract:

Data converters are intermediate circuits used to connect between two analog and digital ranges. Data converters are not only used for converting audio into a microphone or speaker, but also for converting audio into a camera or display, transferring information to a computer or digital signal processor. At these times, the need for data converters is not invested in every aspect of life. Digital to analog converters is a leading part of these converters, which are widely used in most audio and video circuits. In this thesis, we have proposed a 4-bit 1GS/s DAC for CUWB-IR usage. To enhance the

APA, Harvard, Vancouver, ISO, and other styles

14

Fahmy, Ghazal A., and Mohamed Zorkany. "Design of a Memristor-Based Digital to Analog Converter (DAC)." Electronics 10, no. 5 (2021): 622. http://dx.doi.org/10.3390/electronics10050622.

Full text

Abstract:

A memristor element has been highlighted in recent years and has been applied to several applications. In this work, a memristor-based digital to analog converter (DAC) was proposed due to the fact that a memristor has low area, low power, and a low threshold voltage. The proposed memristor DAC depends on the basic DAC cell, consisting of two memristors connected in opposite directions. This basic DAC cell was used to build and simulate both a 4 bit and an 8 bit DAC. Moreover, a sneak path issue was illustrated and its solution was provided. The proposed design reduced the area by 40%. The 8 b

APA, Harvard, Vancouver, ISO, and other styles

15

Rossi, Massimiliano, and Marco Frasca. "Ultrasonic Signal Time-Expansion Using DAC Frequency Modulation." Vibration 6, no. 3 (2023): 466–76. http://dx.doi.org/10.3390/vibration6030029.

Full text

Abstract:

Ultrasonic signals can be conveniently recorded using modern high-speed analog-to-digital converters and analyzed through digital signal processing algorithms. Sometimes, in some applications, such as in bioacoustics, it is necessary to convert digital data to analog signals with a special transformation that allows compressing and translating the spectrum toward audible frequencies. The process is called time expansion and can be conveniently achieved by slowing down the frequency clock of a digital-to-analog converter. This paper analyzes in detail the spectral characteristics of a time-expa

APA, Harvard, Vancouver, ISO, and other styles

16

Adepu, Ashok Kumar, and Balaji Narayanam. "Design of 8-Bit Hybrid Current Steering Digital to Analog Converter in a Standard 65nm CMOS Technology." Journal of VLSI Design and Signal Processing 9, no. 1 (2023): 14–25. http://dx.doi.org/10.46610/jovdsp.2023.v09i01.003.

Full text

Abstract:

A digital-to-analog converter (DAC) in electronics is a device that transforms digital signals into analog signals. There are various DAC architectures, and DAC's usefulness for a given application is determined by factors like resolution, INL, DNL, power consumption, maximum sampling frequency, and others. Because digital-to-analog conversion may damage a signal, a DAC with negligible faults for the application should be used. The current-steered digital-to-analog converter is well suited for high-speed applications because no buffers are needed for current steering architectures and the outp

APA, Harvard, Vancouver, ISO, and other styles

17

Li, Liang, Zong Tao Chi, Yun Jing Wang, and Zheng Wei Qu. "A Digital Compensation Device Based on Multiplying Digital-to-Analog Converter." Applied Mechanics and Materials 475-476 (December 2013): 1629–32. http://dx.doi.org/10.4028/www.scientific.net/amm.475-476.1629.

Full text

Abstract:

This paper presents a digital compensation device based on two multiplying digital-to-analog converters (M-DAC) whose reference voltages are the same standard AC signals. The output of two M-DACs, which is controlled by software coding, are used as the in-phase and the quadrature component through a reverse proportional amplifier and a derivation circuit respectively. Then the four-quadrant compensative signal can be got after the in-phase and quadrature components have been synthesized. The resolution of digital compensation device is determined by the M-DAC, and usually can be reached to 10p

APA, Harvard, Vancouver, ISO, and other styles

18

Zhao, Ying Kai, Liang Yin, Zhao Tong Liu, Wei Ping Chen, and Xiao Wei Liu. "A 16 Bits 500 kHz Sigma-Delta DAC for Silicon Micro Gyroscope." Key Engineering Materials 645-646 (May 2015): 605–9. http://dx.doi.org/10.4028/www.scientific.net/kem.645-646.605.

Full text

Abstract:

In this paper, a 16 Bits 500 kHz Sigma-Delta DAC for Silicon Micro Gyroscope is proposedin order to enhance the precision of the digital to analog converter level.The interpolation filterhas achieved 64 times interpolation function,using three cascaded manner, it employs three level cascaded of FIR filterstructure. It achieves a 64 times oversampling feature. The signalbandwidth of the designs interpolation filter is 100 kHz, SNR reach 106dB. Fifth-order single-loop structure CIFB achieve noise shaping modulator function to verify the stability of the system, after the completion of CSD coeffi

APA, Harvard, Vancouver, ISO, and other styles

19

Калиниченко, С. В., Ю. С. Балашов, Д. Г. Харин, and А. С. Шнайдер. "METHOD FOR NONLINEARITY MINIMIZATION OF MULTIPLYING DIGITAL-TO-ANALOG CONVERTER BY LOW RESOLUTION CALIBRATION CONVERTER." ВЕСТНИК ВОРОНЕЖСКОГО ГОСУДАРСТВЕННОГО ТЕХНИЧЕСКОГО УНИВЕРСИТЕТА, no. 2 (May 11, 2021): 87–93. http://dx.doi.org/10.36622/vstu.2021.17.2.014.

Full text

Abstract:

Представлен метод минимизации нелинейности передаточной характеристики прецизионного умножающего цифро-аналогового преобразователя (ЦАП) с помощью вспомогательного корректирующего ЦАП малой разрядности. В данном методе вспомогательный ЦАП формирует искаженную передаточную характеристику, которая в сумме с передаточной характеристикой основного ЦАП позволяет уменьшить результирующую интегральную и дифференциальную нелинейность. Коэффициенты коррекции, рассчитанные согласно представленному в статье алгоритму, однократно записываются в энергонезависимую память и преобразуются в управляющий сигнал

APA, Harvard, Vancouver, ISO, and other styles

20

Agayev, Ferid, Javid Karimov, Almaz Mehdiyeva, and Sevinj Quliyeva. "Design principles of digital-to-analog conversion in information transformation." Technology audit and production reserves 5, no. 1(67) (2022): 18–21. http://dx.doi.org/10.15587/2706-5448.2022.267770.

Full text

Abstract:

The object of study is digital-to-analog converter (DAC). The meaning of DAC, their design and control of various types of switches, as well as some logic elements that can act as a switch, as well as the principles of DAC operation based on various series, microcircuits were considered. The resistance of a 4-bit DAC circuit was calculated and, accordingly, the change in the output voltage when applying the corresponding combined input voltage was studied, and a timing diagram was accordingly developed. Using 1-state and toggle physical switches, schematics are established and side effects are

APA, Harvard, Vancouver, ISO, and other styles

21

Widodo, Arif. "Optimasi Linieritas Rangkaian R-2R Ladder DAC Menggunakan Algoritma Genetika." INAJEEE : Indonesian Journal of Electrical and Eletronics Engineering 1, no. 1 (2018): 7. http://dx.doi.org/10.26740/inajeee.v1n1.p7-11.

Full text

Abstract:

Abstrak - rangkaian R-2R ladder digital-to-analog converter (DAC) adalah rangkaian elektronika sederhanayang dapat dibuat dengan dua nilai resistor serta banyak digunakan untuk proses konversi nilai digital keanalog secara langsung. Pemilihan nilai serta penempatan resistor pada rangkaian ini sangat berpengaruhpada linieritas sinyal hasil konversi. Penelitian ini bertujuan untuk memberikan solusi dalam merancangrangkaian R-2R ladder DAC dengan linieritas yang medekati optimal menggunakan komponen resistor yangada di pasaran. Dengan bantuan algoritma genetika, komponen resistor yang ada dapat d

APA, Harvard, Vancouver, ISO, and other styles

22

Stojce Ilcev, Dimov. "Introduction to stand alone data converters review, analysis and design orientation." International Journal of Engineering & Technology 9, no. 3 (2020): 820. http://dx.doi.org/10.14419/ijet.v9i3.31057.

Full text

Abstract:

This paper includes a basic review, analysis, and interesting insights, oriented to designers when power consumption is a critical constraint, of Stand-Alone Data Converters. These data converters are an indispensable part of the analog design technique and the only bridge to establish an adequate communication link between analog and digital devices. In fact, this article is dedicated to showing the principal types of the analog-to-digital converters (ADC) and digital-to-analog converters (DAC) families of data converters popular in modern analog design techniques. In fact, these data convert

APA, Harvard, Vancouver, ISO, and other styles

23

Zhu, Donglin, Maliang Liu, and Zhangming Zhu. "A High Energy Efficiency and Low Common-Mode Voltage Variation Switching Scheme for SAR ADCs." Journal of Circuits, Systems and Computers 27, no. 01 (2017): 1850010. http://dx.doi.org/10.1142/s021812661850010x.

Full text

Abstract:

In this paper, a high energy saving digital-to-analog converter (DAC) switching scheme with common-mode voltage variation in 1LSB is proposed for successive approximation register (SAR) analog-to-digital converters (ADCs). Based on the third reference ([Formula: see text]), split-capacitor technique and complementary switching method, the proposed switching scheme achieves a 99.6% switching energy reduction and a 75% area reduction compared to the conventional architecture, furthermore, the common-mode voltage varies only 1LSB during a conversion cycle.

APA, Harvard, Vancouver, ISO, and other styles

24

Chavhan, Sarvesh S., and K. M. Bogawar. "Energy Efficient Quaternary Capacitive DAC Switching Scheme for SAR -ADC." Journal of Advance Research in Electrical & Electronics Engineering (ISSN: 2208-2395) 2, no. 6 (2015): 13–16. http://dx.doi.org/10.53555/nneee.v2i6.191.

Full text

Abstract:

This paper presents energy efficient 4-bit successive approximation register analog to digital converter (SAR-ADC) for neural recording front end interface of neural prosthetic system(Brain machine interface). The energy efficient quaternary capacitive switching scheme (QCS) in the implementation of capacitive digital to analog converter (C-DAC) is employed which makes the energy consumption in the C-DAC independent of the output digital code. The proposed quaternary capacitive technique in C-DAC achieves a 50% reduction in the average energy consumption. The design is implemented in 0.25um st

APA, Harvard, Vancouver, ISO, and other styles

25

Reshetnikova, I. V., S. V. Sokolov, A. A. Manin, M. V. Polyakova, and O. I. Sokolova. "Optical digital-to-analog converter for N-digit logic-based processing circuits." Journal of Physics: Conference Series 2131, no. 2 (2021): 022129. http://dx.doi.org/10.1088/1742-6596/2131/2/022129.

Full text

Abstract:

Abstract The possibility of synthesis of ultra-fast universal optical digital-to-analog converter (DAC) providing conversion of digital information into analog information in giga- and terahertz ranges, including in digital systems based on N-digit logic, is considered. The functional diagram of the optical DAC containing technologically well-developed optical elements is given, the principle of operation is described in detail. The possibility of implementing this DAC with the speed potentially possible for optical data processing circuits is shown.

APA, Harvard, Vancouver, ISO, and other styles

26

Wang, Li, Wenli Chen, Kai Chen, Renjun He, and Wenjian Zhou. "The Research on the Signal Generation Method and Digital Pre-Processing Based on Time-Interleaved Digital-to-Analog Converter for Analog-to-Digital Converter Testing." Applied Sciences 12, no. 3 (2022): 1704. http://dx.doi.org/10.3390/app12031704.

Full text

Abstract:

In the high-resolution analog circuit, the performance of chips is an important part. The performance of the chips needs to be determined by testing. According to the test requirements, stimulus signal with better quality and performance is necessary. The main research direction is how to generate high-resolution and high-speed analog signal when there is no suitable high-resolution and high-speed digital-to-analog converter (DAC) chip available. In this paper, we take the high-resolution analog-to-digital converter (ADC) chips test as an example; this article uses high-resolution DAC chips an

APA, Harvard, Vancouver, ISO, and other styles

27

Dai, Minghui, Xiaolong Li, Jie Wang, Zhilin Zhuang, and Shumiao Ma. "A 12-bit Digital-to-Analog Converter for Current Distribution Type." Journal of Physics: Conference Series 2383, no. 1 (2022): 012009. http://dx.doi.org/10.1088/1742-6596/2383/1/012009.

Full text

Abstract:

Sensors have a wide range of applications in environmental monitoring, for example, as temperature transmitters in industrial control processes. In order to reduce the chip area and improve the digital-to-analogue conversion accuracy, large loads are driven. This study proposes a current-shunted DAC for sensor interfaces with an R-2R structure, using a Class-AB amplifier to buffer or amplify the signal. Spectre simulation shows that the DAC has a current consumption of 63uA when the supply voltage and reference voltage are 1.8V and can drive a 15pF capacitive load.

APA, Harvard, Vancouver, ISO, and other styles

28

Wang, Jia Rong, Xiao Dong Xia, Zong Da Zhang, and Han Yang. "Using Dual-Channel D/A Converters Design Successive Approximation A/D Converter." Applied Mechanics and Materials 719-720 (January 2015): 611–14. http://dx.doi.org/10.4028/www.scientific.net/amm.719-720.611.

Full text

Abstract:

The successive approximation analog-to-digital converter (ADC) has been widely used in electronic devices due to the corresponding characteristics which are low cost, low power consumption, high accuracy and so on. This paper expounds a design of successive approximation A / D converter to show how to use TCL5615 which is a dual-channel serial 10-bit D/A converter (DAC) to make the conversion accuracy to reach 14-bit.

APA, Harvard, Vancouver, ISO, and other styles

29

Saponara, Sergio, Tommaso Baldetti, and Luca Fanucci. "A Cost-Effective 10-Bit D/A Converter for Digital-Input MOEMS Micromirror Actuation." VLSI Design 2010 (January 20, 2010): 1–7. http://dx.doi.org/10.1155/2010/169079.

Full text

Abstract:

The design of a 10-bit resistor-string digital-to-analog converter (DAC) for MOEMS micromirror interfacing is addressed in this paper. The proposed DAC, realized in a 0.18-μm BCD technology, features a folded resistor-string stage with a switch matrix and address decoders plus an output voltage buffer stage. The proposed DAC and buffer circuitry are key elements of an innovative scanning micromirror actuator, characterized by direct digital input, full differential driving, and linear response. With respect to the the state-of-the-art resistor-string converters in similar technologies, the pro

APA, Harvard, Vancouver, ISO, and other styles

30

Ismail, Ayman H. "On the System-Level Design of Noise-Shaping SAR Analog-to-Digital Converters." Electronics 13, no. 20 (2024): 4128. http://dx.doi.org/10.3390/electronics13204128.

Full text

Abstract:

In this work, the system-level design of noise-shaping (NS) successive-approximation (SAR) analog-to-digital converters (ADCs) is investigated and analyzed. It is shown that despite the fact that the NS SAR architecture shares the same fundamental NS principle with the ΣΔ architecture, there are a few implementation differences that imply different considerations for optimum system-level design, particularly in the selection of the system oversampling ratio (OSR) and consequent resolution of the associated digital-to-analog converter (DAC) for a certain target overall resolution. In addition,

APA, Harvard, Vancouver, ISO, and other styles

31

Liu, Yuanhao, and Lan Dai. "Design of 1G/S 10 bit current steering analog-to-digital converter." Journal of Physics: Conference Series 3046, no. 1 (2025): 012004. https://doi.org/10.1088/1742-6596/3046/1/012004.

Full text

Abstract:

Abstract Since the beginning of the 21st century, the integrated circuit (IC) market has developed rapidly, and digital to analog converters (DAC) urgently need to improve their performance to adapt to the rapid development of the market. This article designs a segmented current steering digital to analog converter with a sampling rate of 1 G/S and a resolution of 10. The main structure adopts a 2+4+4 segmented approach, where the analog and digital parts are powered by 2.5 V and 1.8 V power supplies, respectively. This architecture is based on the tsmcN65 process to complete the overall circu

APA, Harvard, Vancouver, ISO, and other styles

32

Рембеза, S. Rembeza, Кононов, and V. Kononov. "Sectional digital-to-analog converter for designing CMOS pipelined-CGT-ADC while minimizing switched capacitors." Modeling of systems and processes 6, no. 3 (2014): 32–34. http://dx.doi.org/10.12737/2387.

Full text

Abstract:

The formulated optimal requirements sectional bezkontaktni DAC. Considered are the main technological and frequency limitations sovovych DAC with low power consumption. Suggested 4-bit binary-weighted Zogby differential DAC architecture analogue circuit.

APA, Harvard, Vancouver, ISO, and other styles

33

Ramakrishna, P., and K. Hari Kishore. "Design of low power 10GS/s 6-Bit DAC using CMOS technology." International Journal of Engineering & Technology 7, no. 1.5 (2017): 226. http://dx.doi.org/10.14419/ijet.v7i1.5.9151.

Full text

Abstract:

A Low power 6-bit R-2R ladder Digital to Analog Converter is presented in this paper. Here the R-2 R network designed using resistors with only two values-R and 2xRand the switch is designed by using both NMOS and PMOS Transistors. This Digital to Analog Converters operated with low voltage, by applying dynamic threshold MOSFET (DTMOS) logic. This design achieved less INL and DNL which is 0.3 and 0.06 respectively. Power supply required to operate this device is only 1V with10GHzconversion rate. This design is implemented by using 0.18μm CMOS technology.

APA, Harvard, Vancouver, ISO, and other styles

34

Wang, Weihe, and Hongqi Yu. "Pipelined Memristive neural network analog-to-digital converter." Journal of Physics: Conference Series 2632, no. 1 (2023): 012004. http://dx.doi.org/10.1088/1742-6596/2632/1/012004.

Full text

Abstract:

Abstract This paper designs a pipelined memristive neural network ADCs. Cascade the sub stages of memristive neural network ADC with pipeline structure to improve the conversion accuracy of memristive neural network ADC. First, the signal flow of the pipeline architecture is optimized, and the compatibility between the 4 bit memristive neural network ADC and the pipeline architecture is solved. Secondly, the application of random disturbance circuits in pipeline architecture was analyzed. Combining the calibration circuit with the pipeline DAC to reduce the power consumption of the calibration

APA, Harvard, Vancouver, ISO, and other styles

35

Qiu, Jinpeng, Tong Liu, Xubin Chen, et al. "A New Digital to Analog Converter Based on Low-Offset Bandgap Reference." Journal of Electrical and Computer Engineering 2017 (2017): 1–10. http://dx.doi.org/10.1155/2017/1658695.

Full text

Abstract:

This paper presents a new 12-bit digital to analog converter (DAC) circuit based on a low-offset bandgap reference (BGR) circuit with two cascade transistor structure and two self-contained feedback low-offset operational amplifiers to reduce the effects of offset operational amplifier voltage effect on the reference voltage, PMOS current-mirror mismatch, and its channel modulation. A Start-Up circuit with self-bias current architecture and multipoint voltage monitoring is employed to keep the BGR circuit working properly. Finally, a dual-resistor ladder DAC-Core circuit is used to generate an

APA, Harvard, Vancouver, ISO, and other styles

36

Pankhaniya, Shyamkumar Amrutlal, Jayeshkumar C. Prajapati, and Anju Murlibhai Vasdewani. "IMPLEMENTATION OF SEGMENTED CURRENT STEERING DIGITAL TO ANALOG CONVERTER USING MEMORY LESS PIPELINE DYNAMIC DESIGN TECHNIQUE." ICTACT Journal on Microelectronics 10, no. 4 (2025): 1945–51. https://doi.org/10.21917/ijme.2025.0332.

Full text

Abstract:

In the era of 5g technology, it is needed to improve speed of the circuitry used in analog and digital hardware. Digital to analog conversion is an essential process, DAC is a vital circuitry utilized for the same in the electronic systems. Our proposed current-steering DAC (CS-DAC) offers suitability for both high speed and high-resolution requirements. This work claims memory less dynamic pipeline design technique and implementation of CS-DAC using pipeline technique. CS-DAC with and without memory-less dynamic pipeline design technique is implemented using 180nm Berkeley Short-Channel IGFET

APA, Harvard, Vancouver, ISO, and other styles

37

Jung, Inseok, Kyung Ki Kim, and Yong-Bin Kim. "A Novel Built-in Self Calibration Technique to Minimize Capacitor Mismatch for 12-bit 32MS/s SAR ADC." Journal of Integrated Circuits and Systems 10, no. 3 (2015): 187–200. http://dx.doi.org/10.29292/jics.v10i3.422.

Full text

Abstract:

This paper proposes a novel Built-in Self Calibration (BISC) technique for a 12-bit 32MS/s successive approximation register (SAR) analog-to-digital converter (ADC) using a single input to reduce the capacitor mismatch of the digital-to-analog converter (DAC) and to compensate the comparator input offset voltage. The proposed self-calibration scheme optimize the mismatch of the DAC by changing additional auxiliary capacitor array during calibration mode. In addition, in order to minimize the offset voltage of the comparator in the SAR ADC, a simplified voltage amplifier is proposed. The contro

APA, Harvard, Vancouver, ISO, and other styles

38

Schmitt, Lisa, Philip Schmitt, and Martin Hoffmann. "3-Bit Digital-to-Analog Converter with Mechanical Amplifier for Binary Encoded Large Displacements." Actuators 10, no. 8 (2021): 182. http://dx.doi.org/10.3390/act10080182.

Full text

Abstract:

We present the design, fabrication, and characterization of a MEMS-based 3-bit Digital-to-Analog Converter (DAC) that allows the generation of large displacements. The DAC consists of electrostatic bending-plate actuators that are connected to a mechanical amplifier (mechAMP), enabling the amplification of the DAC output displacement. Based on a parallel binary-encoded voltage signal, the output displacement of the system can be controlled in an arbitrary order. Considering the system design, we present a simplified analytic model, which was confirmed by FE simulation results. The fabricated s

APA, Harvard, Vancouver, ISO, and other styles

39

Saifutdinov, A. I., and S. S. Sysoev. "Development of a Probe System for Measuring the Plasma Parameters and the High-Energy Part of the Electron-Energy Distribution Function." Instruments and Experimental Techniques 65, no. 1 (2022): 75–79. http://dx.doi.org/10.1134/s0020441222010195.

Full text

Abstract:

Abstract— A probe system has been developed on the basis of an external ADC/DAC module (ADC is the analog-to-digital converter and DAC is the digital-to-analog converter). Using this system, it is possible to determine all the main plasma parameters of continuous and pulsed gas discharges. A program for the Windows operating system has been developed in C++ to control the probe system. The probe system can be used for diagnostics of plasma devices and can be included in modern microplasma analyzers of gas mixtures.

APA, Harvard, Vancouver, ISO, and other styles

40

Jain, Pratik, and Priyanka Priya. "A Novel Method of Digital-to-Analog Converter Combination for Precise Digital Control in Closed Loop Systems." Journal of Integrated Circuits and Systems 18, no. 2 (2023): 1–8. http://dx.doi.org/10.29292/jics.v18i2.735.

Full text

Abstract:

For precise digital control applications, high-resolution feedback is essential to achieve the required performance. Precise control systems with analog input-output and digital processing are generally limited by the resolution of digital to analog converter (DAC). DACs available for space use are limited in terms of resolution and performance. This paper presents a novel approach of combining two DACs to achieve higher resolution in closed-loop control systems. DACs can be combined with an overlapping range such that nonlinearity of higher significant DAC does not cause oscillations and inst

APA, Harvard, Vancouver, ISO, and other styles

41

Jung, Hoyong, Eunji Youn, and Young-Chan Jang. "An 11-Bit 10 MS/s SAR ADC with C–R DAC Calibration and Comparator Offset Calibration." Electronics 11, no. 22 (2022): 3654. http://dx.doi.org/10.3390/electronics11223654.

Full text

Abstract:

An 11-bit 10 MS/s successive approximation register (SAR) analog-to-digital converter (ADC) is proposed for low-power and small-area applications. A 10-bit differential capacitor–resistor (C–R) digital-to-analog converter (DAC) is used to minimize the area of a DAC. The use of a C–R DAC reduces the capacitor area of a SAR ADC used CDAC by 75%. A capacitor calibration for the upper 5-bit capacitors of the C–R DAC is proposed to increase the linearity of the C–R DAC. To evaluate the proposed SAR ADC, an 11-bit 10 MS/s SAR ADC is implemented using a 180 nm 1-poly six-metal CMOS process with a sup

APA, Harvard, Vancouver, ISO, and other styles

42

Lim, Xian Yang, Boon Chiat Terence Teo, Venkadasamy Navaneethan, Wu Cong Lim, and Liter Siek. "Design and Analysis of a Novel 12-Bit Current-Steering–Capacitive Digital-to-Analog Converter." Journal of Low Power Electronics and Applications 15, no. 1 (2025): 9. https://doi.org/10.3390/jlpea15010009.

Full text

Abstract:

This article introduces a novel digital-to-analog converter (DAC), which addresses a few weaknesses that a traditional capacitive DAC (CDAC) has, such as matching and parasitic capacitance-induced code dependency and a challenging bridge capacitor design. Our novel idea is a hybrid DAC of a CDAC and a current-steering DAC (CSDAC) and is named the CSCDAC. In this paper, a 12-bit CSCDAC is designed, and the post-layout simulation is provided. The Nyquist 12-bit CSCDAC exhibits a spurious free dynamic range (SFDR) of 67.62 dB under an operating frequency of 2 GS/s, with an expected average power

APA, Harvard, Vancouver, ISO, and other styles

43

Bhupatprasad, Chourasia Ashish, and Kelkar Deepali Shrikant. "A circuit design of a cyclic voltage generator." Chemistry & Chemical Technology 2, no. 3 (2008): 235–38. http://dx.doi.org/10.23939/chcht02.03.235.

Full text

Abstract:

The present paper describes a simple circuit for construction of a cyclic voltage generator, which can be used in electrochemical synthesis of conducting polymer films like polyaniline(PANI), polythiophene, polypyrrol etc. The circuit consists of a clock generator; its frequency is converted into digital voltage which is further converted to analog form using digital to analog converter (DAC). This analog voltage, after boosting, is used as a source of voltage in the synthesis of conducting polymer. Since the oxidation potential for a polymer is unknown, the circuit developed has a facility to

APA, Harvard, Vancouver, ISO, and other styles

44

Colodro, Ruiz Francisco, Juana María Martínez-Heredia, Jiménez José Luis Mora, Jaime Ramirez-Angulo, and Antonio Torralba. "Time-Interleaving Sigma-Delta Modulator-Based Digital-to-Analog Converter With Time Multiplexing in the Analog Domain." IEEE Transactions on Circuits and Systems II: Express Briefs 70, no. 2 (2023): 441–45. https://doi.org/10.1109/TCSII.2022.3214379.

Full text

Abstract:

Sigma-delta modulator based DACs are simple circuits with low accuracy requirements in their analog components. However, their signal bandwidth is limited by speed constrains. Time-Interleaving allows the designer to trade-off between complexity and speed by replacing the original architecture by a number M of parallel paths clocked at a frequency M times smaller. The M digital outputs of the low-rate parallel paths are time multiplexed in a unique path at the high rate and converted to analog by means of a DAC. Unfortunately, this DAC must be also clocked at the high rate, it imposes severe r

APA, Harvard, Vancouver, ISO, and other styles

45

Arafa, Kawther I., Dina M. Ellaithy, Abdelhalim Zekry, Mohamed Abouelatta, and Heba Shawkey. "Successive Approximation Register Analog-to-Digital Converter (SAR ADC) for Biomedical Applications." Active and Passive Electronic Components 2023 (January 4, 2023): 1–29. http://dx.doi.org/10.1155/2023/3669255.

Full text

Abstract:

This study presents a survey of the most promising reported SAR ADC designs for biomedical applications, stressing advantages, disadvantages, and limitations, and concludes with a quantitative comparison. Recent progress in the development of a single SAR ADC architecture is reviewed. In wearable and biosensor systems, a very small amount of total power must be devoured by portable batteries or energy-harvesting circuits in order to function correctly. During the past decade, implementation of the high energy efficiency of SAR ADC has become the most necessary. So, several different implementa

APA, Harvard, Vancouver, ISO, and other styles

46

Bandla, Kasi, Asif Iqubal, and Dipankar Pal. "Design and Performance Optimization of Split Capacitor Digital-to-Analog Converter(DAC) for SAR-ADCs." ITM Web of Conferences 74 (2025): 02009. https://doi.org/10.1051/itmconf/20257402009.

Full text

Abstract:

This paper presents two novel digital-to-analog converter (DAC) designs that leverage the split capacitor approach. The designs optimize speed, and accuracy, significantly improving linearity and overall performance. Integrating a binary-to-thermometer code (B-TC) decoder at the switching network of the split capacitor techniques further enhances the performance of DACs in terms of linearity, and speed. Also, it reduces the capacitive mismatch associated with capacitive DAC designs. Using Cadence Virtuoso UMC 180nm technology, the designs were implemented with a 90fF capacitance value at 1.8V

APA, Harvard, Vancouver, ISO, and other styles

47

Sedighi, Behnam, Mahdi Khafaji, and Johann Christoph Scheytt. "Low-power 8-bit 5-GS/s digital-to-analog converter for multi-gigabit wireless transceivers." International Journal of Microwave and Wireless Technologies 4, no. 3 (2012): 275–82. http://dx.doi.org/10.1017/s175907871200013x.

Full text

Abstract:

We present a method to realize a low-power and high-speed digital-to-analog converter (DAC) for system-on-chip applications. The new method is a combination of binary-weighted current cells and R-2R ladder and is specially suited for modern BiCMOS technologies. A prototype 5 GS/s DAC is implemented in 0.13 μm SiGe BiCMOS technology. The DAC dissipates 26 mW and provides an SFDR higher than 48 dB for output frequencies up to 1 GHz.

APA, Harvard, Vancouver, ISO, and other styles

48

Deng, Yunqi, Ping Yang, Guangming Huang, et al. "A 14-Bit Digital to Analog Converter for a Topmetal-CEE Pixel Readout Chip." Electronics 13, no. 15 (2024): 3074. http://dx.doi.org/10.3390/electronics13153074.

Full text

Abstract:

The Lanzhou Heavy Ion Research Facility (LIRF) is the largest heavy ion research facility in China, providing a substantial volume of experimental data for fundamental research in nuclear physics. The Topmetal-CEE is a pixel readout chip specifically designed for tracking detectors. Within the Topmetal-CEE framework, the front-end amplifier and comparator necessitate precisely adjustable bias voltages. Hence, in this paper, a 14-bit resolution DAC with an R-2R resistor network structure is designed, along with an amplifier featuring high driving capabilities as the DAC driver, thus preventing

APA, Harvard, Vancouver, ISO, and other styles

49

Saimi, Mulyatno. "Rancang Bangun ECG Simulator Menggunakan Digital to Analog Converter R-2R." Jurnal Teknologi Informatika dan Komputer 7, no. 1 (2021): 156–68. http://dx.doi.org/10.37012/jtik.v7i1.531.

Full text

Abstract:

AbstrakPengujian atau mengkalibrasi alat Electro CardioGraph membutuhkan alat ECG simulator / phantom. Saat melakukan penelitian terdahulu, peneliti sangat tergantung dengan komponen DAC impor. Penelitian ini merupakan lanjutan penelitian terdahulu dengan menggunakan komponen yang banyak terdapat di Indonesia.Ini adalah penelitian eksperimen, menggunakan metode System Development Life Cycle, dengan tahapan merancang, membangun dan menguji, Spesifikasi ECG simulator yang akan di bangun, mampu menghasilkan sinyal ECG Normal, Sinusiodal dan Square, dengan beat rate 30, 60, 80, 120, 240 dan 300 BP

APA, Harvard, Vancouver, ISO, and other styles

50

Waworundeng, Jacquline M. S., Irfan Kusumah, and Rival Gimon. "Prototipe Sistem Pengontrolan dan Monitoring Pintu Berbasis Mikrokontroler." Creative Information Technology Journal 3, no. 2 (2016): 149. http://dx.doi.org/10.24076/citec.2016v3i2.73.

Full text

Abstract:

Penelitian ini bertujuan untuk membuat prototipe sistem pengontrolan dan monitoring pintu yang bermanfaat untuk keamanan pintu pada sebuah bangunan. Sistem ini mengintegrasikan perangkat keras berbasis mikrokontroler yang dikontrol melalui perangkat lunak aplikasi Smart Building. Perangkat keras dibangun dengan Arduino, Digital Analog Converter (DAC), door strike, dan motor DC. Aplikasi Smart Building dibangun dengan Microsoft Visual Studio dan Arduino IDE. Operator menjalankan fungsi pengontrolan dan monitoring melalui aplikasi Smart Building pada komputer yang kemudian mengirimkan signal dig

APA, Harvard, Vancouver, ISO, and other styles

We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!