Log in

Relevant bibliographies by topics / Diode-clamped

Contents

Journal articles
Dissertations / Theses
Books
Book chapters
Conference papers

Academic literature on the topic 'Diode-clamped'

Author: Grafiati

Published: 4 June 2021

Last updated: 8 February 2022

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the lists of relevant articles, books, theses, conference reports, and other scholarly sources on the topic 'Diode-clamped.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Journal articles on the topic "Diode-clamped"

1

Nguyen, Trong-Thang. "The multilevel inverter with clamped-diode." Indonesian Journal of Electrical Engineering and Computer Science 14, no. 3 (June 1, 2019): 1189. http://dx.doi.org/10.11591/ijeecs.v14.i3.pp1189-1195.

Full text

Abstract:

<p>In this study, the author analyzes the advantages and disadvantages of multi-level inverter compared to the traditional two-level inverter and then chose the suitable inverter. Specifically, the author analyzes and designs the three-level inverter, including the power circuit design and control circuit design. All designs are verified through the numerical simulation on Matlab. The results show that even though the three-level inverter has a low number of switches (only 12 switches), but the quality is very good: the total harmonic distortion is small; the output voltage always follows the reference voltage.</p>

APA, Harvard, Vancouver, ISO, and other styles

2

Susheela, Nunsavath, and Satish Kumar. "Performance Analysis of FPGA based Diode Clamped Multilevel Inverter Fed Induction Motor Drive using Phase Opposition Disposition Multicarrier Based Modulation Strategy." International Journal of Power Electronics and Drive Systems (IJPEDS) 8, no. 4 (December 1, 2017): 1512. http://dx.doi.org/10.11591/ijpeds.v8.i4.pp1512-1523.

Full text

Abstract:

<p>Multilevel inverters (MLI) are becoming more popular over the years for medium and high power applications because of its significant merits over two level inverters. This paper presents an implementation of multicarrier based sinusoidal pulse width modulation technique for three phase seven level diode clamped multilevel inverter. This topology is operated under phase opposition disposition pulse width modulation technique. The performance of three phase seven level diode clamped inverter is analyzed for induction motor (IM) load. Simulation is performed using MATLAB/SIMULINK. Experimental results are presented to validate the effectiveness of the operation of the diode clamped multilevel inverter using field programmable gate array.</p>

APA, Harvard, Vancouver, ISO, and other styles

3

Patil, Miss Dhanashree S. "Solar PV-Wind System Integration with Power Grid System." International Journal for Research in Applied Science and Engineering Technology 9, no. VIII (August 15, 2021): 672–80. http://dx.doi.org/10.22214/ijraset.2021.37448.

Full text

Abstract:

This paper describes a photovoltaic (PV) and wind hybrid power system that is equipped with a Diode Clamped Multi-Level Inverter and LC filter for the generation of renewable energy. Due to their environmental friendliness and availability, wind and solar energy are ideal for hybrid systems in India. Due to fluctuations in the output voltage, equipment that require a consistent supply will be damaged by hybrid power systems that are completely dependent upon intermittent renewable energy sources. Matlab Simulink is used to create a model of the hybrid system using a Diode Clamped Multi-Level Inverter and an LC filter. Before merging a DC voltage hybrid system with the main grid of the power system, blocks such as the wind model, solar model, Diode Clamped Multi-Level Inverter, and LC filter are developed independently.... The input parameters for the project simulation include different irradiance values and varied wind speeds. Initially, a DC voltage hybrid system with the main grid of power system is constructed separately, taking into account the characteristics of the wind and photovoltaic models developed, as well as the simulation results for hybrid systems with and without Diode Clamped Multi-Level Inverters and LC filters. The input parameters for the project simulation include different irradiance values and varied wind speeds. Present are the wind and photovoltaic model characteristics, as well as simulation results for a hybrid system with and without a Diode Clamped Multi-Level Inverter and LC Filter. The results suggest that hybrid systems are more reliable in terms of generating output voltage than solo systems in this study. As well as this, the hybrid system's Diode Clamped Multi-Level Inverter and LC Filter can reduce output voltage fluctuations.

APA, Harvard, Vancouver, ISO, and other styles

4

Fujita, Hideaki. "A High-Efficiency Diode-Clamped Linear Amplifier." IEEJ Transactions on Industry Applications 127, no. 1 (2007): 9–16. http://dx.doi.org/10.1541/ieejias.127.9.

Full text

APA, Harvard, Vancouver, ISO, and other styles

5

Eswar, M., M. Diwakar, K. Rajasekhar, and B. Shyam. "Five Level Diode Clamped MLI BLDC Drive." International Journal of Engineering Trends and Technology 13, no. 2 (July 25, 2014): 67–70. http://dx.doi.org/10.14445/22315381/ijett-v13p214.

Full text

APA, Harvard, Vancouver, ISO, and other styles

6

Gao, F., P. C. Loh, F. Blaabjerg, R. Teodorescu, and D. M. Vilathgamuwa. "Five-level Z-source diode-clamped inverter." IET Power Electronics 3, no. 4 (2010): 500. http://dx.doi.org/10.1049/iet-pel.2009.0015.

Full text

APA, Harvard, Vancouver, ISO, and other styles

7

Fujita, H., and N. Yamashita. "Performance of a Diode-Clamped Linear Amplifier." IEEE Transactions on Power Electronics 23, no. 2 (March 2008): 824–31. http://dx.doi.org/10.1109/tpel.2007.915042.

Full text

APA, Harvard, Vancouver, ISO, and other styles

8

Fujita, Hideaki. "A high-efficiency diode-clamped linear amplifier." Electronics and Communications in Japan 91, no. 6 (June 2008): 47–56. http://dx.doi.org/10.1002/ecj.10120.

Full text

APA, Harvard, Vancouver, ISO, and other styles

9

Yahaya, N. Z., K. M. Begam, and M. Awan. "The Analysis of Parameter Limitation in Diode-Clamped Resonant Gate Drive Circuit." International Journal of Engineering and Technology 2, no. 1 (2010): 17–22. http://dx.doi.org/10.7763/ijet.2010.v2.93.

Full text

APA, Harvard, Vancouver, ISO, and other styles

10

Susheela, Nunsavath. "Comparative Analysis of Carrier based techniques for Single phase Diode Clamped MLI and Hybrid inverter with reduced components." Indonesian Journal of Electrical Engineering and Computer Science 7, no. 3 (September 1, 2017): 687. http://dx.doi.org/10.11591/ijeecs.v7.i3.pp687-697.

Full text

Abstract:

<p>The multilevel inverters have highly desirable characteristics in high power high voltage applications. The multilevel inverter was started first with diode clamped multilevel inverter. Later, various configurations have been came into existence for many applications. However the multilevel inverters have some demerits such as requiring higher number of components, PWM control method is complex and capacitor voltage balancing problem. The hybrid multilevel inverter presented in this paper has superior characteristics over conventional multilevel inverters. The hybrid multilevel inverter employs fewer components and less carrier signals when compared to conventional multilevel inverters. It consists of level generation and polarity generation stages which involves high frequency and low frequency switches. The complexity and overall cost for higher output voltage levels are greatly reduced. Implementation of single phase 7-level, 9-level and 11-level diode clamped multilevel inverter and hybrid multilevel inverter has been performed using sinusoidal pulse width modulation (SPWM) strategies i.e., phase disposition (PD), alternate phase opposition disposition (APOD). Also these techniques are compared in terms of total harmonic distortion (THD) for various modulation indices and observed to be greatly improved in case of hybrid inverter when compared to diode clamped inverter. The comparative study of performance for single phase diode clamped multilevel inverter and hybrid inverter is analyzed with different loads. Simulation is performed using MATLAB/ SIMULINK. </p>

APA, Harvard, Vancouver, ISO, and other styles

More sources

Dissertations / Theses on the topic "Diode-clamped"

1

Chen, Yiqiang. "High MVA facts controllers based on diode-clamped multilevel converter." Thesis, National Library of Canada = Bibliothèque nationale du Canada, 1997. http://www.collectionscanada.ca/obj/s4/f2/dsk2/ftp03/NQ36965.pdf.

Full text

APA, Harvard, Vancouver, ISO, and other styles

2

Adam, Grain Philip. "Quasi two-level operation of a five-level diode clamped converter." Thesis, University of Strathclyde, 2007. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.442006.

Full text

APA, Harvard, Vancouver, ISO, and other styles

3

Newton, Christopher. "The control and operation of the five level diode clamped inverter." Thesis, University of Nottingham, 1999. http://eprints.nottingham.ac.uk/29324/.

Full text

Abstract:

This thesis describes an investigation of three and five level diode clamped inverters for motor drive applications. The work was completed as a PhD project at the University of Nottingham with funding from EPSRC and Heenan Drives Ltd. The investigation of the three level converter describes the design, development, control and operation of an 11kW prototype. Included in the design is a review of typical switching strategies employed for control of the output voltage. New improvements to the sub-harmonic pulse width modulation method are presented which allow an improved output waveform to be obtained. The problem of DC link capacitor voltage balancing (Neutral Point Control) is addressed and a novel balancing control method is presented based on the addition of a DC offset to the modulation pattern. This method is verified through mathematical analysis and experimental operation. The operational limits of the control are analysed. Improvements to the technique are presented to expand its operating limits. The development of a prototype five level converter is then described. The design again features improvements to the sub-harmonic modulation strategy to provide enhanced output waveform generation, particularly for transient operation. The current demands on the DC link capacitors for the five level arrangement are analysed and it is concluded that the capacitors cannot be regulated by simple modifications to the output switching pattern. A novel circuit is presented to achieve capacitor balancing within the DC link. The circuit behaviour is described and analysed. Operation is confirmed through simulation and experimental implementation. High dynamic performance is demonstrated via the use of a vector controlled induction motor. Neutral point control is successfully achieved through a similar method to that used for the three level inverter. Having demonstrated the principle of operation of the three and five level inverters on low voltage prototypes, the thesis concludes with a review of the main considerations required to implement the configurations as medium voltage drives.

APA, Harvard, Vancouver, ISO, and other styles

4

Glaser, John Stanley 1964. "Analysis and design of a constant frequency diode-clamped series resonant converter." Thesis, The University of Arizona, 1991. http://hdl.handle.net/10150/278060.

Full text

Abstract:

A constant frequency diode-clamped series resonant power converter (CFCSRC) is proposed as a solution to problems associated with frequency-controlled resonant converters. This converter has two resonant frequencies, and control is achieved by varying the relative time per switching cycle spent at each resonant frequency. Two zero-current-switching (ZCS) modes are examined and plotted in the output plane. Operating and mode boundaries are found and also plotted in the output plane. The output equation for the main mode is shown to be hyperbolic. Peak voltages are shown to be less than or equal to the input voltage, and peak currents are shown to be less than those of the frequency-controlled diode-clamped series resonant converter over a large operating range. A design procedure is given in the form of a design example. Data from a prototype converter is plotted with theoretical data in the output plane and good agreement with the theoretical model is obtained.

APA, Harvard, Vancouver, ISO, and other styles

5

Ibrahim, Ahmed Abdel-Mordi. "A practical method for capacitor voltage balancing of diode clamped multilevel inverters." Thesis, Heriot-Watt University, 2004. http://hdl.handle.net/10399/2020.

Full text

APA, Harvard, Vancouver, ISO, and other styles

6

Busquets, Monge Sergio. "A novel pulsewidth modulation for the comprehensive neutral-point voltage control in the three-level three-phase neutral-point-clamped dc-ac converte." Doctoral thesis, Universitat Politècnica de Catalunya, 2006. http://hdl.handle.net/10803/6372.

Full text

Abstract:

Las topologías de convertidores multinivel han recibido una atención especial durante las dos últimas décadas debido a sus notables ventajas en aplicaciones de alta potencia y media/alta tensión. En estas topologías, y comparadas con el convertidor tradicional de dos niveles, el voltaje que soporta cada dispositivo semiconductor es menor, evitando los problemas asociados con la interconexión serie de dispositivos. La distorsión armónica en la tensión de salida es también menor y la eficiencia mayor. Pero incorporan un número superior de dispositivos semiconductores y la estrategia de modulación resultante es, por tanto, más compleja.
Entre estas topologías, el convertidor cc-ca de tres niveles trifásico con conexión al punto neutro del bus de cc es probablemente el más popular. La aplicación a este convertidor de técnicas de modulación convencionales causa una oscilación de la tensión del punto neutro de baja frecuencia (tres veces la frecuencia fundamental de la tensión de salida). Esta oscilación, a su vez, supone un incremento del estrés de tensión de los dispositivos y provoca la aparición de armónicos de baja frecuencia en la tensión de salida.
Esta tesis presenta una nueva técnica de modulación del pulso de conducción de los dispositivos semiconductores para convertidores de tres niveles trifásicos con conexión a punto neutro, capaz de conseguir un control completo de la tensión del punto neutro con una distorsión armónica reducida en la tensión de salida alrededor de la frecuencia de conmutación. Esta nueva técnica de modulación, basada en la definición de unos vectores espaciales virtuales, garantiza el equilibrado de la tensión del punto neutro con cualquier carga (lineal o no, cualquier factor de potencia) y para todo el rango de tensión de salida, con el único requisito de que la suma de corrientes de fase sea nula.
Las características de la técnica de modulación propuesta y sus beneficios con respecto a otras modulaciones se han verificado a través de simulaciones y experimentos tanto en lazo abierto como en lazo cerrado.
Multilevel converter topologies have received special attention during the last two decades due to their significant advantages in high-power medium- and high-voltage applications. In these topologies, and compared to the previous two-level case, the voltage across each semiconductor is reduced, avoiding the problems of the series interconnection of devices. The harmonic distortion of the output voltage is also diminished and the converter efficiency increases. But a larger number of semiconductors is needed and the modulation strategy to control them becomes more complex.
Among these topologies, the three-level three-phase neutral-point-clamped voltage source inverter is probably the most popular. The application of traditional modulation techniques to this converter causes a low frequency (three times the fundamental frequency of the output voltage) oscillation of the neutral-point voltage. This, in turn, increases the voltage stress on the devices and generates low-order harmonics in the output voltage.
This thesis presents a novel pulsewidth modulation for the three-level three-phase neutral-point-clamped converter, able to achieve a complete control of the neutral-point voltage while also having a low output voltage distortion at around the switching frequency. The new modulation, based on a virtual space vector concept, guarantees the balancing of the neutral-point voltage for any load (linear or nonlinear, any load power factor) over the full range of converter output voltage, the only requirement being that the addition of the output three-phase currents equals zero.
The performance of this modulation approach and its benefits over other previously proposed solutions are verified through simulation and experiments in both open- and closed-loop converter configurations.

APA, Harvard, Vancouver, ISO, and other styles

7

Huang, Xiaogang 1968. "Shunt statcom based on 3-level diode-clamped converters and twelve-phase magnetics." Thesis, McGill University, 1999. http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=30252.

Full text

Abstract:

This thesis offers a novel topology for the implementation of a shunt STATCOM based on a grouping of four 3-level, diode-clamped converters, switching at line frequency and coupled to the ac system through wye/wye and wye/delta phase-shifting transformers.
The advantages include direct voltage control through the gating pattern and the reduced size of the do capacitor. The dominant harmonic on the ac side is the 11th and on the do side, the 12th. The proposed STATCOM can meet Total Harmonic Distortion (THD) requirements.
The operation principles of the proposed STATCOM are described. Harmonics management on both ac side and do side is explained. The concepts in this thesis have been proven by power system simulation software, PSCAD/EMTDC.

APA, Harvard, Vancouver, ISO, and other styles

8

Huang, Xiaogang. "Shunt STATCOM based on 3-level diode-clamped converters and twelve-phase magnetics." Thesis, National Library of Canada = Bibliothèque nationale du Canada, 1999. http://www.collectionscanada.ca/obj/s4/f2/dsk1/tape4/PQDD_0033/MQ64228.pdf.

Full text

APA, Harvard, Vancouver, ISO, and other styles

9

Ashaibi, Ahmed Ali Ahmed. "Auxiliary circuits used to charge, discharge and balance the dc-link capacitors of the diode-clamped five level inverter." Thesis, University of Strathclyde, 2008. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.501839.

Full text

Abstract:

Switch mode auxiliary circuits have been used to balance the de-link capacitor voltages of a diode-clamped five-level inverter. The use of the smps has been extended to charge- lip and discharge the four de-link capacitors. Complete diode-clamped five-level inverter operation has been implemented from inverter start-up, to link charge-up, to balanced pwm operation, to de-link discharge, and shut-down. The diode-clamped smps is used to charge and boost the two lower de-link capacitors simultaneously. Auxiliary circuit and boost converter duty cycles are used to control the de-link charge-up and discharge times. Ramped start of a controlled rectifier is used 'to limit the lowest link capacitor inrush current. Matlab and PSpice models are developed for the proposed auxiliary circuit capacitor voltage balancing and de-link charge-up and discharge techniques. Effective practical techniques are presented to bring the diode-clamped multilevel inverter on-line, ensure de-link capacitor balanced voltage operation, and take the inverter off-line to a discharged state.

APA, Harvard, Vancouver, ISO, and other styles

10

Tolbert, Leon M. "New multilevel carrier-based pulse width modulation techniques applied to a diode-clamped converter for use as a universal power conditioner." Diss., Georgia Institute of Technology, 1999. http://hdl.handle.net/1853/14992.

Full text

APA, Harvard, Vancouver, ISO, and other styles

More sources

Books on the topic "Diode-clamped"

1

Yazdani, Amirnaser. Modelling and control of the three-level neutral point diode clamped (NPC) converter for high-power applications. 2005.

Find full text

APA, Harvard, Vancouver, ISO, and other styles

Book chapters on the topic "Diode-clamped"

1

Chaves, Miguel, Elmano Margato, J. Fernando Silva, and Sónia F. Pinto. "Generalized State-Space Modeling for m Level Diode-Clamped Multilevel Converters." In Mathematical Methods in Engineering, 67–85. Dordrecht: Springer Netherlands, 2014. http://dx.doi.org/10.1007/978-94-007-7183-3_7.

Full text

APA, Harvard, Vancouver, ISO, and other styles

2

Muralikumar, K., and Ponnambalam Pathipooranam. "Closed Loop Control of Diode Clamped Multilevel Inverter Using Fuzzy Logic Controller." In Advances in Intelligent Systems and Computing, 787–94. Singapore: Springer Singapore, 2019. http://dx.doi.org/10.1007/978-981-15-0035-0_64.

Full text

APA, Harvard, Vancouver, ISO, and other styles

3

Sengolrajan, T., and B. Shanthi. "Comparative Study of Unipolar Multicarrier PWM Strategies for Five Level Diode Clamped Inverter." In Recent Advancements in System Modelling Applications, 179–92. India: Springer India, 2013. http://dx.doi.org/10.1007/978-81-322-1035-1_16.

Full text

APA, Harvard, Vancouver, ISO, and other styles

4

Deepak, Karanam, M. Rama Prasad Reddy, K. Jaya Sree, and P. Partha Saradhi Reddy. "Reducing Number of Switches in Multilevel Inverter Using Diode Clamped and H-Bridge Inverters." In Lecture Notes in Electrical Engineering, 203–13. Singapore: Springer Singapore, 2020. http://dx.doi.org/10.1007/978-981-15-2256-7_20.

Full text

APA, Harvard, Vancouver, ISO, and other styles

5

Kar, Manoj Kumar, Parthasarathi Giri, Neelesh Kumar Gupta, and A. K. Singh. "Control of a Three-Phase Diode Clamped Multilevel Inverter Using Phase Disposition Modulation Scheme." In Recent Advances in Power Electronics and Drives, 59–66. Singapore: Springer Singapore, 2020. http://dx.doi.org/10.1007/978-981-15-8586-9_6.

Full text

APA, Harvard, Vancouver, ISO, and other styles

6

Srivastava, Ashish, Deepak Pandey, Anurag Chauhan, and Ashish Tripathi. "Performance Analysis of Diode-Clamped Inverter-Fed Three-Phase Induction Motor Drive Using SVPWM Technique." In Lecture Notes in Electrical Engineering, 437–47. Singapore: Springer Singapore, 2019. http://dx.doi.org/10.1007/978-981-13-6772-4_38.

Full text

APA, Harvard, Vancouver, ISO, and other styles

7

Arun, V., B. Shanthi, and S. P. Natarajan. "Evaluation of New COPWM Techniques for Three Phase Seven Level Diode Clamped Z-Source Inverter." In Recent Advancements in System Modelling Applications, 135–46. India: Springer India, 2013. http://dx.doi.org/10.1007/978-81-322-1035-1_13.

Full text

APA, Harvard, Vancouver, ISO, and other styles

8

Bharatiraja, C., P. Sanjeevikumar, J. L. Munda, Lars Norum, and S. Raghu. "Mitigation of Circulating Current in Diode clamped MLI fed Induction Motor Drive Using Carrier Shifting PWM Techniques." In Advances in Systems, Control and Automation, 71–83. Singapore: Springer Singapore, 2017. http://dx.doi.org/10.1007/978-981-10-4762-6_6.

Full text

APA, Harvard, Vancouver, ISO, and other styles

9

Dhal, P. K., and C. Christober Asir Rajan. "Design and Comparative Analysis of Diode Clamped Multilevel Inverter for Eliminating Total Harmonics Using High Switching Frequency Techniques." In Lecture Notes in Electrical Engineering, 665–77. New Delhi: Springer India, 2014. http://dx.doi.org/10.1007/978-81-322-2119-7_65.

Full text

APA, Harvard, Vancouver, ISO, and other styles

10

Moussa, Mona F., and Yasser G. Dessouky. "Design and Control of a Diode Clamped Multilevel Wind Energy System Using a Stand-Alone AC-DC-AC Converter." In Sustainability in Energy and Buildings, 797–812. Berlin, Heidelberg: Springer Berlin Heidelberg, 2013. http://dx.doi.org/10.1007/978-3-642-36645-1_71.

Full text

APA, Harvard, Vancouver, ISO, and other styles

Conference papers on the topic "Diode-clamped"

1

Jie, Zheng, Wang Chenghua, and Hong Feng. "Diode-Clamped Three-Level Dual Buck Inverter." In 2009 International Conference on Energy and Environment Technology. IEEE, 2009. http://dx.doi.org/10.1109/iceet.2009.269.

Full text

APA, Harvard, Vancouver, ISO, and other styles

2

Hiwase, Umesh E., S. P. Muley, and R. A. Keswani. "Performance Analysis of Diode Clamped Multilevel Inverter." In 2018 International Conference on Smart Electric Drives and Power System (ICSEDPS). IEEE, 2018. http://dx.doi.org/10.1109/icsedps.2018.8536024.

Full text

APA, Harvard, Vancouver, ISO, and other styles

3

Gajbhiye, Piyush P., and N. J. Phadkule. "Diode Clamped Three Level Inverter Using Sinusoidal PWM." In 2012 International Conference on Communication Systems and Network Technologies (CSNT). IEEE, 2012. http://dx.doi.org/10.1109/csnt.2012.181.

Full text

APA, Harvard, Vancouver, ISO, and other styles

4

Boussada, Zina, Omessaad Elbeji, and Mouna Benhamed. "Modeling of diode clamped inverter using SPWM technique." In 2017 International Conference on Green Energy Conversion Systems (GECS). IEEE, 2017. http://dx.doi.org/10.1109/gecs.2017.8066210.

Full text

APA, Harvard, Vancouver, ISO, and other styles

5

Saad, Muneeb Mustafa, Othman Hassan Abdalla, Akram Mohammed Abdallah, Fatmaalzahra Abobakr Hassan, Ahmed Yousif Mohamed, and Mohamed Alam-aldin Hassan. "Diode Clamped Multilevel Inverter Based on Arduino Microcontroller." In 2020 International Conference on Computer, Control, Electrical, and Electronics Engineering (ICCCEEE). IEEE, 2021. http://dx.doi.org/10.1109/iccceee49695.2021.9429672.

Full text

APA, Harvard, Vancouver, ISO, and other styles

6

Esfandiari, Ehsan, and Norman Bin Mariun. "Multi-winding transformer based diode-clamped multi-level inverter." In 2010 IEEE Symposium on Industrial Electronics and Applications (ISIEA 2010). IEEE, 2010. http://dx.doi.org/10.1109/isiea.2010.5679477.

Full text

APA, Harvard, Vancouver, ISO, and other styles

7

Sato, Y., M. Kawasaki, and T. Ito. "A diode-clamped multilevel inverter with voltage boost function." In ECCE Asia (ICPE 2011- ECCE Asia). IEEE, 2011. http://dx.doi.org/10.1109/icpe.2011.5944463.

Full text

APA, Harvard, Vancouver, ISO, and other styles

8

Lin, Chengmei, Gongbao Wang, Weichao Li, Shixiong Nie, and Guangsen Wang. "Hybrid SVPWM strategy for diode-clamped 3H-bridge inverter." In 2014 17th International Conference on Electrical Machines and Systems (ICEMS). IEEE, 2014. http://dx.doi.org/10.1109/icems.2014.7014113.

Full text

APA, Harvard, Vancouver, ISO, and other styles

9

Adam, Grain Philip, Stephen Jon Finney, Barry Wayne Williams, and Mohammed T. Mohammed. "Two-level operation of a diode-clamped multilevel inverter." In 2010 IEEE International Symposium on Industrial Electronics (ISIE 2010). IEEE, 2010. http://dx.doi.org/10.1109/isie.2010.5636565.

Full text

APA, Harvard, Vancouver, ISO, and other styles

10

Goopta, Rubell Sen, Sagar Kumar Dhar, and Avik Bhattacharya. "A New Reduced Switch Diode Clamped Multilevel Inverter Topology." In 2020 IEEE International Conference on Computing, Power and Communication Technologies (GUCON). IEEE, 2020. http://dx.doi.org/10.1109/gucon48875.2020.9231186.

Full text

APA, Harvard, Vancouver, ISO, and other styles

We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!