Journal articles on the topic 'Electronic circuits Electronic circuits Electronic circuit design'

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the top 50 journal articles for your research on the topic 'Electronic circuits Electronic circuits Electronic circuit design.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Browse journal articles on a wide variety of disciplines and organise your bibliography correctly.

1

Lei, Chi Un, K. L. Man, Eng Gee Lim, Nan Zhang, and Kai Yu Wan. "Development of a Reliability Course for Emerging Circuits and Systems." Advanced Materials Research 622-623 (December 2012): 1922–24. http://dx.doi.org/10.4028/www.scientific.net/amr.622-623.1922.

Full text
Abstract:
This paper presents a curriculum design of a course about reliability of circuits and systems. Contents in the learning modules include failure mechanisms of electronics, reliability for electronic components and circuit systems and simulation for circuit reliability. Through learning modules, students can learn concepts about reliability in circuits and systems, as well as develop awareness to design a reliable circuit system.
APA, Harvard, Vancouver, ISO, and other styles
2

Dieste-Velasco, M. I., M. Diez-Mediavilla, and C. Alonso-Tristán. "Regression and ANN Models for Electronic Circuit Design." Complexity 2018 (July 16, 2018): 1–9. http://dx.doi.org/10.1155/2018/7379512.

Full text
Abstract:
This paper presents a methodology to design and to predict the behaviour of electronic circuits, which combines artificial neural networks and design of experiments. This methodology can be used to model output variables in electronic circuits either with similar features to the circuit configuration that is analysed in this study or with more complex configurations in order to improve the process of electronic circuit design.
APA, Harvard, Vancouver, ISO, and other styles
3

Kostin, M. S., D. S. Vorunichev, and D. A. Korzh. "COUNTERREENGINEERING OF ELECTRONIC DEVICES." Russian Technological Journal 7, no. 1 (February 28, 2019): 57–79. http://dx.doi.org/10.32362/2500-316x-2019-7-1-57-79.

Full text
Abstract:
The paper presents the main results of scientific and practical research in the field of special design reengineering and counterreengineering of radioelectronic devices. Methods and means of special design reengineering of functional modules of multilayer printed circuit boards and case microcircuits are presented. The basic process design for the reengineering of multilayer printed circuits of radioelectronic products is presented. The design is based on the physical principles of destructive and non-destructive decomposing test: mechanical processing and chemical etching, stereolaser structuring, IR imaging electrothermics and X-ray analysis. The article formulates positions and methodology of the circuit analysis of the basic architecture of electrical circuits and signal processes of radio electronic products by the configuration of the printed circuit, its electronic component base and their connected topologies. The article considers methods and techniques for the reengineering of radiotechnical circuits and signals enabling to reproduce the list of the electronic component base and the essential circuit technique, as well as to study the basic circuit characteristics of the appliance in four main modes: functional, in-circuit, peripheral and identification visualization. The methods and means of authentic performance of radioelectronic devices for a number of constructive and radiotechnical identifiers are considered. Technical methods and solutions for counterreengineering of radioelectronic devices have been developed.
APA, Harvard, Vancouver, ISO, and other styles
4

Mathis, Wolfgang. "100 years multivibrator-history, circuits and mathematical analysis." COMPEL - The international journal for computation and mathematics in electrical and electronic engineering 39, no. 3 (January 22, 2020): 725–37. http://dx.doi.org/10.1108/compel-10-2019-0411.

Full text
Abstract:
Purpose This work is intended to historically commemorate the one hundredth anniversary of the invention of a new type of electronic circuit, referred to in 1919 by Abraham and Bloch as a multivibrator and by Eccles and Jordan as a trigger relay (later known as a flip-flop). Design/methodology/approach The author also considers the circuit-technical side of this new type of circuit, considering the technological change as well as the mathematical concepts developed in the context of the analysis of the circuit. Findings The multivibrator resulted in a “circuit shape” which became one of the most applied nonlinear circuits in electronics. It is shown that at the beginning the multivibrator as well as the flip-flop circuits were used because their interesting properties in the frequency domain. Originality/value Therefore, it is a very interesting subject to consider the history of the multivibrator as electronic circuits in different technologies including tube, transistors and integrated circuits as well as the mathematical theory based on the concept from electrical circuit theory.
APA, Harvard, Vancouver, ISO, and other styles
5

Sun, Junwei, Qinfei Yang, and Yanfeng Wang. "Memristive Circuit Design of Five-Person Voter Based on Memristor Ratioed Logic." Journal of Nanoelectronics and Optoelectronics 15, no. 12 (December 1, 2020): 1482–93. http://dx.doi.org/10.1166/jno.2020.2895.

Full text
Abstract:
Conventional CMOS-based logic circuits are approaching their limits when it comes to speed and energy consumption, so the development of new electronic components becomes critical. Memristor is a nano-structured special electronic device with the advantages of simple structure, low power consumption and easy integration. This invention supplys a new method for developing complex logic circuits. This article mainly presents the design of a five-person voter circuit. The OR/AND logic can be accomplished by varying the polarity of two parallel memristors. On the basis of the two logic circuits, adder and comparator are constructed. Further, based on the adder and comparator, a five-person voter is implemented. The correctness and rationality of the five-person voter based on MRL are confirmed via logistical analysis and simulation. Compared with the traditional logic circuits, the logic circuit designed in this paper has advantages in area cost. The realization of the five-person voter circuit further proves that the logic circuit based on memristor can be cascaded. The research results are expected to build more complex circuits, which may provide a reference for the design of other practical circuits.
APA, Harvard, Vancouver, ISO, and other styles
6

Verdingovas, Vadimas, Salil Joshy, Morten Stendahl Jellesen, and Rajan Ambat. "Analysis of surface insulation resistance related failures in electronics by circuit simulation." Circuit World 43, no. 2 (May 2, 2017): 45–55. http://dx.doi.org/10.1108/cw-09-2016-0040.

Full text
Abstract:
Purpose The purpose of this study is to show that the humidity levels for surface insulation resistance (SIR)-related failures are dependent on the type of activators used in no-clean flux systems and to demonstrate the possibility of simulating the effects of humidity and contamination on printed circuit board components and sensitive parts if typical SIR data connected to a particular climatic condition are available. This is shown on representative components and typical circuits. Design/methodology/approach A range of SIR values obtained on SIR patterns with 1,476 squares was used as input data for the circuit analysis. The SIR data were compared to the surface resistance values observable on a real device printed circuit board assembly. SIR issues at the component and circuit levels were analysed on the basis of parasitic circuit effects owing to the formation of a water layer as an electrical conduction medium. Findings This paper provides a summary of the effects of contamination with various weak organic acids representing the active components in no-clean solder flux residue, and demonstrates the effect of humidity and contamination on the possible malfunctions and errors in electronic circuits. The effect of contamination and humidity is expressed as drift from the nominal resistance values of the resistors, self-discharge of the capacitors and the errors in the circuits due to parasitic leakage currents (reduction of SIR). Practical/implications The methodology of the analysis of the circuits using a range of empirical leakage resistance values combined with the knowledge of the humidity and contamination profile of the electronics can be used for the robust design of a device, which is also important for electronic products relying on low current consumption for long battery lifetime. Originality/value Examples provide a basic link between the combined effect of humidity and contamination and the performance of electronic circuits. The methodology shown provides the possibility of addressing the climatic reliability of an electronic device at the early stage of device design by using typical SIR data representing the possible climate exposure.
APA, Harvard, Vancouver, ISO, and other styles
7

Curtis, K. M. "Warnier-Orr: An Electronic Hardware Design Methodology." International Journal of Electrical Engineering & Education 26, no. 3 (July 1989): 197–205. http://dx.doi.org/10.1177/002072098902600302.

Full text
Abstract:
The paper considers the application of a well-known computer programming methodology to the design of electronic circuits. Parallels are drawn between real-life situations, computer programs and electronic circuit design. Examples of the application of the methodology are given in each case.
APA, Harvard, Vancouver, ISO, and other styles
8

Yu, Bo, Li Song, and Zhong Ming Wu. "Energy Saving Design Method for Large Weak Electronic Circuit." Applied Mechanics and Materials 513-517 (February 2014): 4127–30. http://dx.doi.org/10.4028/www.scientific.net/amm.513-517.4127.

Full text
Abstract:
This paper mainly discusses the energy-saving design method for large weak electronic circuit. In large scale electronic circuit, there is no direct relevance between every two element modules. The traditional weak element circuit design concentrates in a single module, while ignoring module dependencies in energy-saving design, resulting in high energy consumption in large-scale electronic circuits. This paper proposes to establish the relevance energy-loss model for each model in the large-scale weak electronic circuit to obtain the energy consumption situation, and consider the energy consumption in module coordination to saving energy. The simulation results show that the proposed model used for large-scale energy weak circuit design can effectively reduce the energy consumption in weak circuit application.
APA, Harvard, Vancouver, ISO, and other styles
9

Raman, Karthik, and Andreas Wagner. "The evolvability of programmable hardware." Journal of The Royal Society Interface 8, no. 55 (June 9, 2010): 269–81. http://dx.doi.org/10.1098/rsif.2010.0212.

Full text
Abstract:
In biological systems, individual phenotypes are typically adopted by multiple genotypes. Examples include protein structure phenotypes, where each structure can be adopted by a myriad individual amino acid sequence genotypes. These genotypes form vast connected ‘neutral networks’ in genotype space. The size of such neutral networks endows biological systems not only with robustness to genetic change, but also with the ability to evolve a vast number of novel phenotypes that occur near any one neutral network. Whether technological systems can be designed to have similar properties is poorly understood. Here we ask this question for a class of programmable electronic circuits that compute digital logic functions. The functional flexibility of such circuits is important in many applications, including applications of evolutionary principles to circuit design. The functions they compute are at the heart of all digital computation. We explore a vast space of 10 45 logic circuits (‘genotypes’) and 10 19 logic functions (‘phenotypes’). We demonstrate that circuits that compute the same logic function are connected in large neutral networks that span circuit space. Their robustness or fault-tolerance varies very widely. The vicinity of each neutral network contains circuits with a broad range of novel functions. Two circuits computing different functions can usually be converted into one another via few changes in their architecture. These observations show that properties important for the evolvability of biological systems exist in a commercially important class of electronic circuitry. They also point to generic ways to generate fault-tolerant, adaptable and evolvable electronic circuitry.
APA, Harvard, Vancouver, ISO, and other styles
10

Dieste-Velasco, M. Isabel. "Application of a Fuzzy Inference System for Optimization of an Amplifier Design." Mathematics 9, no. 17 (September 5, 2021): 2168. http://dx.doi.org/10.3390/math9172168.

Full text
Abstract:
Simulation programs are widely used in the design of analog electronic circuits to analyze their behavior and to predict the response of a circuit to variations in the circuit components. A fuzzy inference system (FIS) in combination with these simulation tools can be applied to identify both the main and interaction effects of circuit parameters on the response variables, which can help to optimize them. This paper describes an application of fuzzy inference systems to modeling the behavior of analog electronic circuits for further optimization. First, a Monte Carlo analysis, generated from the tolerances of the circuit components, is performed. Once the Monte Carlo results are obtained for each of the response variables, the fuzzy inference systems are generated and then optimized using a particle swarm optimization (PSO) algorithm. These fuzzy inference systems are used to determine the influence of the circuit components on the response variables and to select them to optimize the amplifier design. The methodology proposed in this study can be used as the basis for optimizing the design of similar analog electronic circuits.
APA, Harvard, Vancouver, ISO, and other styles
11

Zhao, Yan Ru, Dong Sheng Wang, and Jiu Dong Li. "Design of the Function Units of Electronic Password Lock." Applied Mechanics and Materials 220-223 (November 2012): 2008–11. http://dx.doi.org/10.4028/www.scientific.net/amm.220-223.2008.

Full text
Abstract:
The hardware modules of electronic password lock were designed in the paper. The single chip microcomputer AT89S51 was chose as the main control chip to control the operation of the whole system. The 4×4 matrix keyboard was devised and the unlocking circuit was made up of the driving circuit and unlocking part. The alarm circuit was composed of a piezoelectric buzzer and its peripheral circuit. The serial electrically erasable memory chip AT24C02 of ATMEL firm was chose as the memory cell for losing electricity. The power supply circuit including of the commercial power supply circuit, power failure detecting and electronic switching circuit and the battery charging circuit was designed. The module functions of the whole system were combined and the hardware circuits of the electronic password lock were designed successfully.
APA, Harvard, Vancouver, ISO, and other styles
12

Li, Chunfeng, Dandan Sun, and Xiang Zhang. "Design and Research on Intelligent Electronic Meters with Hand Transcribers." Open Electrical & Electronic Engineering Journal 8, no. 1 (December 31, 2014): 748–53. http://dx.doi.org/10.2174/1874129001408010748.

Full text
Abstract:
The essay first establishes the general design scheme about software and hardware circuits of intelligent electronic meters with hand transcribers and elects the more advanced RN8209G multifunctional, anti-stealing , monophrase measurement chip as the energy measurement chip; then designs the main program flow chart of hardware and software in the systematic design scheme, such as the energy measurement chip , the current sample circuit, the voltage sample circuit, and hand transcriber, etc.
APA, Harvard, Vancouver, ISO, and other styles
13

Jiao, Su Min, Cai Hong Wang, and Xue Mei Wang. "Large-Scale Analog Circuit Evolutionary Design Using a Real-Coded Scheme." Applied Mechanics and Materials 220-223 (November 2012): 2036–39. http://dx.doi.org/10.4028/www.scientific.net/amm.220-223.2036.

Full text
Abstract:
Analog circuits are of great importance in electronic system design. Recent evolutionary design results are usually small-scale analog circuits. This paper proposes a real-coded mechanism and uses it in the large-scale analog circuit evolutionary design. The proposed scheme evolves the circuit topology and size to a uniformed continuous space, in which the circuit representation is closed and of causality. Experimental results show that the proposed scheme can work successfully on many analog circuits with different kinds of characteristics. Comparing with other evolutionary methods before, the proposed scheme performs better on large-scale problems of circuit synthesis with higher search efficiency, lower computational complexity, and less computing time.
APA, Harvard, Vancouver, ISO, and other styles
14

Cassara, Frank A. "Determining the State of N Diodes in a Multi-Diode Network." International Journal of Electrical Engineering & Education 47, no. 2 (April 2010): 223–26. http://dx.doi.org/10.7227/ijeee.47.2.11.

Full text
Abstract:
Many circuits appearing in pulse and digital electronics are multi-diode networks. In such networks diodes can typically be modeled as either on or off. Determining the states of all diodes can become quite challenging (and sometimes frustrating) for the undergraduate student who has not yet developed intuitive insight into the subject. In this paper a logical and systematic procedure for determining the state of all the diodes in a multi-diode network is presented to simplify the circuit analysis, ease the frustration, and help the student develop physical insight into the design and analysis of electronic circuits.
APA, Harvard, Vancouver, ISO, and other styles
15

Wickert, J. A. "Vibration of Flex Circuits in Hard Disk Drives." Journal of Vibration and Acoustics 125, no. 3 (June 18, 2003): 335–42. http://dx.doi.org/10.1115/1.1547661.

Full text
Abstract:
A flex circuit connects the stationary electronic components in a hard disk drive to the rotating arm that carries the read/write heads and positions them above data tracks on the disk. Flex circuits are conventionally formed as a laminate of polyimide substrate, adhesive, and copper conductors. Deformation of a flex circuit is discussed in the context of the following stages: the initial unstressed shape, configurations in which stresses set and relax in response to elevated temperature, equilibrium, and small amplitude vibration. The model involves displacements of the flex circuit in the directions tangent and normal to the local equilibrium shape, and those motions couple with the arm’s dynamics. Nonlinearity associated with finite curvature, partial elastic springback, and the arm’s geometry and inertia properties are incorporated within the vibration model to predict system-level natural frequencies, mode shapes, and coupling factors between the circuit and the arm. Laboratory measurements using noncontact laser interferometry validate the model with respect to the circuit’s shape, stiffness, restoring moment, and natural frequencies. The primary degrees of freedom for optimizing flex circuit design are the thicknesses of the individual layers within the circuit, free length, and the locations and slopes of the circuit’s attachment points to the arm and electronics block. The model’s predictions and trends developed from a case study in free length are discussed with a view toward reducing coupling between the circuit and arm in certain vibration modes.
APA, Harvard, Vancouver, ISO, and other styles
16

Manukyan, Vahram K. "Software applications in modeling of physical processes in radio engineering and electronics in the context of distance learning." Physics of Wave Processes and Radio Systems 24, no. 1 (May 6, 2021): 89–97. http://dx.doi.org/10.18469/1810-3189.2021.24.1.89-97.

Full text
Abstract:
This article examines the existing software applications for electronic circuit prototyping that can help evaluate the operation of the entire circuit based on specified parameters and find the best options. Using the TAC application and the Arduino library components, projects and instructions for creating and testing electronic circuits were developed. The resulting application was tested for capabilities and efficiency. The interface design and settings were also assessed to determine whether they simulate real conditions. The functionality of TAC application made it possible to generate alternate circuits. The results of software testing showed that using the application speeds up the learning process significantly when compared to traditional methods and helps eliminate problems that may emerge when designing and assembling circuits. The application may be useful in designing complex electronic circuits and developing teaching aids for students in technical fields.
APA, Harvard, Vancouver, ISO, and other styles
17

Goodson, K. E., M. I. Flik, L. T. Su, and D. A. Antoniadis. "Prediction and Measurement of Temperature Fields in Silicon-on-Insulator Electronic Circuits." Journal of Heat Transfer 117, no. 3 (August 1, 1995): 574–81. http://dx.doi.org/10.1115/1.2822616.

Full text
Abstract:
Field-effect transistors (FETs) in conventional electronic circuits are in contact with the high-thermal-conductivity substrate. In contrast, FETs in novel silicon-on-insulator (SOI) circuits are separated from the substrate by a thermally resistive silicon-dioxide layer. The layer improves the electrical performance of SOI circuits. But it impedes conduction cooling of transistors and interconnects, degrading circuit reliability. This work develops a technique for measuring the channel temperature of SOI FETs. Data agree well with the predictions of an analytical thermal model. The channel and interconnect temperatures depend strongly on the device and silicon-dioxide layer thicknesses and the channel–interconnect separation. This research facilitates the thermal design of SOI FETs to improve circuit figures of merit, e.g., the median time to failure (MTF) of FET–interconnect contacts.
APA, Harvard, Vancouver, ISO, and other styles
18

WANG, WEIZHI, and DONGMING JIN. "CMOS DESIGN OF ANALOG FUZZY SYSTEM." Journal of Circuits, Systems and Computers 14, no. 06 (December 2005): 1101–12. http://dx.doi.org/10.1142/s0218126605002830.

Full text
Abstract:
This paper proposes several improved CMOS analog integrated circuits for fuzzy inference system as the general modules, including voltage-mode implementations of minimization circuit, programmable Gaussian-like membership function circuit, and centroid algorithm normalization circuit without using division. A two-input/one-output fuzzy system composed of these circuits is implemented and testified as a nonlinear function approximator. HSPICE simulation results show that the proposed circuits provide characteristics of high operation capacity, simple inference, low power dissipation, and high precision.
APA, Harvard, Vancouver, ISO, and other styles
19

Aaron D’costa, Mr, Dr Abdul Razak, and Dr Shazia Hasan. "Analysis and comparison of fast multiplier circuits based on different parameters." International Journal of Engineering & Technology 7, no. 3 (June 26, 2018): 1189. http://dx.doi.org/10.14419/ijet.v7i3.12945.

Full text
Abstract:
Digital multiplier circuits are used in computers. A multiplier is an electronic circuit used in digital electronics to multiply two binary numbers. Multiplier circuits are used in ALU for binary multiplication of signed and unsigned numbers. The delay, area and power consumption are the 3 most important design specifications a chip designer has to consider. Delay of the circuit is directly proportional to the delay of a multiplier. Increased delay in the multiplier leads to higher delay in the circuit. Therefore research is carried out as to how to reduce the delay of the multiplier block so as to reduce the delay of whole circuit. The main purpose is to deal with high speed and lower power consumption even after decreasing the silicon area. This makes them well-suited for numerous complex and convenient VLSI circuit implementations. The fact however, remains that area and speed are two contradictory performance restrictions. Hence, increase in speed always results in the use of more and complex hardware. Different arithmetic techniques can be used to implement different multiplier circuits. The focus of this paper is to implement various multiplier circuit and compare them. The timing signals can be observed using software such as Modelsim and Xilinx.
APA, Harvard, Vancouver, ISO, and other styles
20

Hsiao, Michael S. "Genetic Spot Optimization for Peak Power Estimation in Large VLSI Circuits." VLSI Design 15, no. 1 (January 1, 2002): 407–16. http://dx.doi.org/10.1080/1065514021000012020.

Full text
Abstract:
Estimating peak power involves optimization of the circuit's switching function. The switching of a given gate is not only dependent on the output capacitance of the node, but also heavily dependent on the gate delays in the circuit, since multiple switching events can result from uneven circuit delay paths in the circuit. Genetic spot expansion and optimization are proposed in this paper to estimate tight peak power bounds for large sequential circuits. The optimization spot shifts and expands dynamically based on the maximum power potential (MPP) of the nodes under optimization. Four genetic spot optimization heuristics are studied for sequential circuits. Experimental results showed an average of 70.7% tighter peak power bounds for large sequential benchmark circuits was achieved in short execution times.
APA, Harvard, Vancouver, ISO, and other styles
21

Darwish, Mahmoud, Péter Neumann, János Mizsei, and László Pohl. "Electro-Thermal Simulation of Vertical VO2 Thermal-Electronic Circuit Elements." Energies 13, no. 13 (July 3, 2020): 3447. http://dx.doi.org/10.3390/en13133447.

Full text
Abstract:
Advancement of classical silicon-based circuit technology is approaching maturity and saturation. The worldwide research is now focusing wide range of potential technologies for the “More than Moore” era. One of these technologies is thermal-electronic logic circuits based on the semiconductor-to-metal phase transition of vanadium dioxide, a possible future logic circuits to replace the conventional circuits. In thermal-electronic circuits, information flows in a combination of thermal and electronic signals. Design of these circuits will be possible once appropriate device models become available. Characteristics of vanadium dioxide are under research by preparing structures in laboratory and their validation by simulation models. Modeling and simulation of these devices is challenging due to several nonlinearities, discussed in this article. Introduction of custom finite volumes method simulator has however improved handling of special properties of vanadium dioxide. This paper presents modeling and electro-thermal simulation of vertically structured devices of different dimensions, 10 nm to 300 nm layer thicknesses and 200 nm to 30 μm radii. Results of this research will facilitate determination of sample sizes in the next phase of device modeling.
APA, Harvard, Vancouver, ISO, and other styles
22

Lima, Evelyn Cristina de Oliveira, André Borges Cavalcante, and João Viana Da Fonseca Neto. "Optimization of amplifier circuits by using gradient boosted trees and probability annealing policy." Journal of Integrated Circuits and Systems 15, no. 3 (December 3, 2020): 1–5. http://dx.doi.org/10.29292/jics.v15i3.184.

Full text
Abstract:
One important step of the optimization of analog circuits is to properly size circuit components. Since the quantities that define specification may compete for different circuit parameter values, the optimization of analog circuits befits a hard and costly optimization problem. In this work, we propose two contributions to design automation methodologies based on machine learning. Firstly, we propose a probability annealing policy to boost early data collection and restrict electronic simulations later on in the optimization. Secondly, we employ multiple gradient boosted trees to predict design superiority, which reduces overfitting to learned designs. When compared to the state-of-the art, our approach reduces the number of electronic simulations, the number of queries made to the machine learning module required to finish the optimization.
APA, Harvard, Vancouver, ISO, and other styles
23

Dzarnoski, John, and Kexia Sun. "Effect on Reliability of Bending Flexible Circuits." Additional Conferences (Device Packaging, HiTEC, HiTEN, and CICMT) 2010, DPC (January 1, 2010): 002104–30. http://dx.doi.org/10.4071/2010dpc-tha14.

Full text
Abstract:
There has been enormous worldwide effort to increase the volumetric efficiency of electronic packaging. Much of this effort has been driven by the telecommunications industry that has succeeded in reducing cell phone size while simultaneously increasing functionality. The hearing aid business has always had the need to use extremely small electronic packaging because hearing aids pack electronics into the ear canal. In recent years hearing aid microelectronic packaging has moved from ceramic hybrid based packaging to a flexible circuit based technology. Due to the size and shape of all types of hearing aids, flexible circuits need to be folding and bent to fit inside hearing aid cases. In order to reduce space, bends and folds are pushing conventional wisdom on the limits of mechanical integrity. There is little published information regarding bendability of multilayer flexible circuits for class I medical device applications. This paper will examine bending and folding effects on a Polyimide/Adhesive/Copper/Polyimide/Copper/Adhesive/Polyimide structural stack-up on a test coupon and a HDI flexible circuit. A forming tool that controls every aspect of bend testing will be discussed. A variety of factors were investigated including bend angle, thickness of the circuit, bend radius, foil weight, copper materials, construction, and frequency of flexing. The circuit electrical resistance, microstructure and crack initiation were monitored during the process and will be examined. Failure mechanisms will be discussed as well as their impact on design.
APA, Harvard, Vancouver, ISO, and other styles
24

Lin, Yuan, Chun Hua Wang, Jin Wen Yin, and Yan Hu. "A Simple Grid Multiscroll Chaotic Electronic Oscillator Employing CFOAs." International Journal of Bifurcation and Chaos 24, no. 02 (February 2014): 1450017. http://dx.doi.org/10.1142/s0218127414500175.

Full text
Abstract:
In this paper, a novel grid multiscroll chaotic electronic oscillator with simple circuit design is proposed. The proposed grid multiscroll chaotic circuit only needs two current feedback operational amplifiers (CFOAs) as current integrators, passive RC, and nonlinear elements in the form of current stair nonlinear function series (SNFS) realized with CFOAs. Compared with existing grid multiscroll circuits such as Chua's circuit and Jerk circuit, etc., its component count is reduced. Mathematical models of the proposed generators are derived. Theoretical analysis and numerical simulations of the derived models are included. Moreover, the experimental results are verified that the proposed simpler chaotic electronic oscillator can generate grid multiscroll chaotic attractors with higher frequency.
APA, Harvard, Vancouver, ISO, and other styles
25

Gierczak, Miroslaw Gracjan, Jacek Wróblewski, and Andrzej Dziedzic. "The design and fabrication of electromagnetic microgenerator with integrated rectifying circuits." Microelectronics International 34, no. 3 (August 7, 2017): 131–39. http://dx.doi.org/10.1108/mi-02-2017-0010.

Full text
Abstract:
Purpose The paper focuses on design, fabrication and characterization of electromagnetic microgenerators with integrated rectifying circuits to convert AC output signal to DC one. The work includes research on simulation of voltage-rectifying circuits, including charge pump, realization of the experimental printed circuit board (PCB) with selected electronic circuits and the execution of the final structure with integrated rectifying circuit. Measurements were performed on these circuits. Design/methodology/approach Electromagnetic microgenerators include multipole permanent magnets secured on rotor three-phase brushless direct current (BLDC) motor and planar multilayer multiple coils. These were fabricated using low temperature co-fired ceramics (LTCC) technology. In our experiment, six rectifying circuits were simulated and tested with a structure consisting of eight layers of coils and with an outer diameter of 50 mm fabricated earlier. Findings The microgenerator with Graetz bridge generates higher output power than the modified charge pump at the same rotary speed. However, it is less stable for the distance change between the structure and the magnets than the modified charge pump, which has more constant output power in a wider range of load resistance. Originality/value The presented electronic rectifying circuits are novel for LTCC-based electromagnetic microgenerator application. The structure with integrated rectifying circuits allows generation of electrical output power larger than 100 mW at the rotor speed of about 8,000 rpm.
APA, Harvard, Vancouver, ISO, and other styles
26

JIAO, HAILONG, and VOLKAN KURSUN. "NOISE-AWARE DATA PRESERVING SEQUENTIAL MTCMOS CIRCUITS WITH DYNAMIC FORWARD BODY BIAS." Journal of Circuits, Systems and Computers 20, no. 01 (February 2011): 125–45. http://dx.doi.org/10.1142/s0218126611007116.

Full text
Abstract:
Multi-threshold voltage CMOS (MTCMOS) is the most widely used circuit technique for suppressing the subthreshold leakage currents in idle circuits. When a conventional sequential MTCMOS circuit transitions from the sleep mode to the active mode, significant bouncing noise is produced on the power and ground distribution networks. The reliability of the surrounding active circuitry is seriously degraded. A dynamic forward body bias technique is proposed in this paper to alleviate the ground bouncing noise in sequential MTCMOS circuits without sacrificing the data retention capability. With the new dynamic forward body bias technique, the peak ground bouncing noise is reduced by up to 91.70% as compared to the previously published sequential MTCMOS circuits in a UMC 80 nm CMOS technology. The design tradeoffs among important design metrics such as ground bouncing noise, leakage power consumption, active power consumption, data stability, and area are evaluated.
APA, Harvard, Vancouver, ISO, and other styles
27

ISHII, Kiyoshi, Hideyuki NOSAKA, Kimikazu SANO, Minoru IDA, Kenji KURISHIMA, Tsugumichi SHIBATA, and Takatomo ENOKI. "RECENT PROGRESS IN 40- TO 100-GBIT/S-CLASS OPTICAL COMMUNICATIONS ICS USING INP-BASED HBT TECHNOLOGIES." International Journal of High Speed Electronics and Systems 15, no. 03 (September 2005): 615–41. http://dx.doi.org/10.1142/s0129156405003363.

Full text
Abstract:
This paper describes our InP-based heterojunction bipolar transistor (HBT) technologies and circuit design techniques for small-scale-integration (SSI) and medium-scale-integration (MSI) circuits for 40- to 100-Gbit/s-class optical communications systems. The circuits include a sub-4-ps emitter-coupled logic (ECL) gate, 100-Gbit/s selector circuit, 90-Gbit/s decision circuit, 50-Gbit/s 4:1 multiplexer (MUX) and 1:4 demultiplexer (DEMUX) ICs, aver-40-Gbit/s 16:1 MUX IC, and 40-Gbit/s full-clock-rate DEMUX with a clock and data recovery (CDR) circuit. This paper demonstrates that InP-based HBT technologies and our circuit design techniques are attractive for fabricating ultrahigh-speed SSI circuits with data rates approaching 100 Gbit/s and low-power MSI circuits with data rates of over 40 Gbit/s.
APA, Harvard, Vancouver, ISO, and other styles
28

ÇİÇEK, SERDAR, YILMAZ UYAROĞLU, and İHSAN PEHLİVAN. "SIMULATION AND CIRCUIT IMPLEMENTATION OF SPROTT CASE H CHAOTIC SYSTEM AND ITS SYNCHRONIZATION APPLICATION FOR SECURE COMMUNICATION SYSTEMS." Journal of Circuits, Systems and Computers 22, no. 04 (April 2013): 1350022. http://dx.doi.org/10.1142/s0218126613500229.

Full text
Abstract:
Nowadays, many simulations, implementations, synchronization and secure communication applications of chaotic circuits have been introduced in literature. However, electronics circuit design and implementation of nonlinear Sprott Case H chaotic system and its synchronization were not found in the literature. In this paper, numerical model, electronics circuit simulation and implementation electronics circuits of the Sprott Case H chaotic system and its synchronization by the method of Pecora and Carroll (P–C) complete replacement (CR) were performed. The simulation and implementation results showed that the Sprott Case H chaotic system can be synchronized and thus can be used for secure communication and encryption applications.
APA, Harvard, Vancouver, ISO, and other styles
29

Xu, Wei, and Ning Cao. "A General Chaotic Circuit Design and Hardware Implementation via the Inductance Integrators." Journal of Circuits, Systems and Computers 29, no. 10 (December 16, 2019): 2050159. http://dx.doi.org/10.1142/s0218126620501595.

Full text
Abstract:
This paper presents a scheme for the modified chaotic circuits based on inductance integration. In view of the fact that the DC resistance of an inductor in the circuit cannot be ignored, this way of constructing the circuits is provided that can eliminate its influence on the integral circuits. By means of cascading an inverting adder circuit and inductance integral circuit, the output signal of the integral circuit is fed back to the inverting adder circuit, and its additive term is artificially added to match the actual inductance integrated circuit to achieve integral circuit based on the actual inductor which can offset the effect of its DC resistance. In order to verify the generality of the design, the process of designing Lorenz chaotic circuit is given and its attractors can also be observed from the oscilloscope.
APA, Harvard, Vancouver, ISO, and other styles
30

WAWRYN, KRZYSZTOF. "AN ARTIFICIAL INTELLIGENCE APPROACH TO ANALOG CIRCUIT DESIGN." Journal of Circuits, Systems and Computers 01, no. 02 (June 1991): 149–76. http://dx.doi.org/10.1142/s0218126691000033.

Full text
Abstract:
This article deals with a new approach to an intelligent analog circuit design. The iterative closed loop design methodology adopts an expert system approach to provide topological synthesis, the SPICE circuit simulator to evaluate the circuit performance and a new approach of the diagnostic expert system to provide advice on how to improve the design. Unlike previous design methods, this approach introduces formal circuit representation for both numerical and heuristic knowledge of the design system. The predicate logic circuit representation is proposed to introduce a new concept of a formal analog circuit description language. The language syntax and semantics provide precise symbolic description of analog circuits functionality at different levels of hierarchy and connectivities together with transistor sizes of CMOS circuits at the transistor level. Different levels of hierarchy with circuit structures and performance parameters are presented in detail. It is shown how sentence conversion rules of language grammar can be used to derive transistor level circuits from input performance specifications through all intermediate levels of hierarchy. The implementation of the methodology and associated experimental results for CMOS operational amplifier designs are presented.
APA, Harvard, Vancouver, ISO, and other styles
31

von Krshiwoblozki, Malte, Torsten Linz, Andreas Neudeck, and Christine Kallmayer. "Electronics in Textiles – Adhesive Bonding Technology for Reliably Embedding Electronic Modules into Textile Circuits." Advances in Science and Technology 85 (September 2012): 1–10. http://dx.doi.org/10.4028/www.scientific.net/ast.85.1.

Full text
Abstract:
The interconnection of electronics and textile circuits is still a main challenge for the fabrication of reliable smart textiles. This paper investigates the thermoplastic adhesive bonding technology. Electronic modules are bonded to textile substrates with a thermoplastic non-conductive adhesive (NCA) film. The modules are placed onto textile circuits with an NCA-film in-between. By applying pressure and heat, the adhesive melts and contact partners touch. Subsequently cooling solidifies the NCA resulting in an electrical and mechanical contact of the electronic module and the textile circuit. This paper shows the suitability of this technology for knitted, woven, non-woven and embroidered fabrics with metal coated yarns as well as with litz-wires as conductors. Besides, it shows that the interconnection process works well with thermoplastically insulated conductors. In addition, the design of interposers has been improved in respect to contact formation and miniaturization compared to previous publications. The pitch of the contact pads is set to 1.27 mm. A textile display was realized with smart RGB-Pixels, which are controlled by an I²C-bus on a quadrupolic woven substrate. It demonstrates the applicability and the potential of this technology.
APA, Harvard, Vancouver, ISO, and other styles
32

Kinar, Nicholas J. "Introducing electronic circuits and hydrological models to postsecondary physical geography and environmental science students: systems science, circuit theory, construction, and calibration." Geoscience Communication 4, no. 2 (April 13, 2021): 209–31. http://dx.doi.org/10.5194/gc-4-209-2021.

Full text
Abstract:
Abstract. A classroom activity involving the construction, calibration, and testing of electronic circuits was introduced to an advanced hydrology class at the postsecondary level. Two circuits were constructed by students: (1) a water detection circuit and (2) a hybrid relative humidity (RH)/air temperature sensor and pyranometer. The circuits motivated concepts of systems science, modelling in hydrology, and model calibration. Students used the circuits to collect data useful for providing inputs to mathematical models of hydrological processes. Each student was given the opportunity to create a custom hydrological model within the context of the class. This is an example of constructivist teaching where students engage in the creation of meaningful knowledge, and the instructor serves as a facilitator to assist students in the achievement of a goal. Analysis of student-provided feedback showed that the circuit activity motivated, engaged, and facilitated learning. Students also found the activity to be a novel and enjoyable experience. The theory of circuit operation and calibration is provided along with a complete bill of materials (BOM) and design files for replication of this activity in other postsecondary classrooms. Student suggestions for improvement of the circuit activity are presented along with additional applications.
APA, Harvard, Vancouver, ISO, and other styles
33

Zhang, Wei. "Quantitative Analysis for Near-Field Characteristics of Converter Circuits." Applied Mechanics and Materials 48-49 (February 2011): 858–62. http://dx.doi.org/10.4028/www.scientific.net/amm.48-49.858.

Full text
Abstract:
With the electric power industrial development, electric power device was abroad using as the core of switch converter. For a clear near-field characterization quantitative electromagnetic interference of converter circuits, this paper applied finite element method to analyze a Boost circuit. Transform topology structure of circuit and build corresponding entity finite element modeling. Quantitative analysis for different topology structure electromagnetic distributing and near-field characteristics, and it become clear that the distribution and the role of electromagnetic field of the circuit through the results. The objective of the analysis is to provide the principle and put a new way for the Layout and component design of the power electronic circuits, at the same time above research works make a foundation for further studying EMI problem of the power electronic devices and are of academically and application worthiness.
APA, Harvard, Vancouver, ISO, and other styles
34

FRITZ, KARL E., BARBARA A. RANDALL, GREGG J. FOKKEN, MICHAEL J. DEGERSTROM, MICHAEL J. LORSUNG, JASON F. PRAIRIE, ERIC L. H. AMUNDSEN, et al. "HIGH-SPEED, LOW-POWER DIGITAL AND ANALOG CIRCUITS IMPLEMENTED IN IBM SiGe BiCMOS TECHNOLOGY." International Journal of High Speed Electronics and Systems 13, no. 01 (March 2003): 221–37. http://dx.doi.org/10.1142/s0129156403001582.

Full text
Abstract:
Under the auspices of Defense Advanced Research Project Agency's Microsystems Technology Office (DARPA/MTO) Low Power Electronics Program, the Mayo Foundation Special Purpose Processor Development Group is exploring ways to reduce circuit power consumption, while maintaining or increasing functionality, for existing military systems. Applications presently being studied include all-digital radar receivers, electronic warfare receivers, and other types of digital signal processors. One of the integrated circuit technologies currently under investigation to support such military systems is the IBM Corporation silicon germanium (SiGe) BiCMOS process. In this paper, design methodology, simulations and test results from demonstration circuits developed for these applications and implemented in the IBM SiGe BiCMOS 5HP (50 GHz fT HBTs with 0.5 μm CMOS) and 7HP (120 GHz fT HBTs with 0.18 μm CMOS) technologies will be presented.
APA, Harvard, Vancouver, ISO, and other styles
35

Baden Fuller, A. J. "Computer design of electronic circuits." Computer-Aided Engineering Journal 5, no. 5 (1988): 184. http://dx.doi.org/10.1049/cae.1988.0042.

Full text
APA, Harvard, Vancouver, ISO, and other styles
36

Baden Fuller, A. J. "Computer design of electronic circuits." Computer-Aided Design 21, no. 3 (April 1989): 184. http://dx.doi.org/10.1016/0010-4485(89)90081-x.

Full text
APA, Harvard, Vancouver, ISO, and other styles
37

Harris, M. S. "Electronic design: Circuits and systems." Microelectronics Journal 24, no. 5 (August 1993): 590–91. http://dx.doi.org/10.1016/0026-2692(93)90138-5.

Full text
APA, Harvard, Vancouver, ISO, and other styles
38

G.W.A.D. "Tolerance design of electronic circuits." Microelectronics Reliability 28, no. 6 (January 1988): 991–92. http://dx.doi.org/10.1016/0026-2714(88)90299-5.

Full text
APA, Harvard, Vancouver, ISO, and other styles
39

ELIAHOU-NIV, S. "A MECHANICAL DARLINGTON MODEL FOR MEMS APPLICATIONS." Journal of Circuits, Systems and Computers 15, no. 03 (June 2006): 313–19. http://dx.doi.org/10.1142/s0218126606002988.

Full text
Abstract:
This paper presents the design and Micro-Electro-Mechanical-System (MEMS) realization of a Darlington-pair circuit used in power electronics engineering. MEMS are integrated micro devices or systems combining electrical and mechanical components fabricated using integrated circuits processing techniques. The size range of the components is from micrometers up to a couple of millimeters. Current MEMS applications include almost all engineering fields. Since MEMS is a newly developed technology, very few studies have been carried out directly on knowledge transferring from different engineering disciplines. The objective of this paper is to demonstrate a mechanical model developing of a power electronic circuit, to characterize and to analyze its performance and its suitability to MEMS application.
APA, Harvard, Vancouver, ISO, and other styles
40

Lahbib, Imene, Mohamed Aziz Doukkali, Philippe Descamps, Patrice Gamand, Christophe Kelma, and Olivier Tesson. "Design and characterization of an integrated microwave generator for BIST applications." International Journal of Microwave and Wireless Technologies 6, no. 2 (February 27, 2014): 195–200. http://dx.doi.org/10.1017/s1759078714000105.

Full text
Abstract:
This paper presents a circuit architecture for a new integrated on chip test method for microwave circuits. The proposed built-in-self-test (BIST) cell targets a direct low-cost measurement technique of the gain and the 1 dB input compression point (CP1) of a K-band satellite receiver in the 18–22 GHz frequency bandwidth. A signal generator at the radiofrequency (RF) front end input of the device under test (DUT) has been integrated on the same chip. To inject this RF signal, a loopback technique has been used and the design has been accommodated for it. This paper focuses on the design of the most sensitive block of the BIST circuit, i.e. the RF signal generator. This circuit, fabricated in a SIGe:C BiCMOS process, consumes 10 mA. It presents a dynamic power range of 17 dB (−41; −24 dBm) and operates in a frequency range of 5.6 GHz (17.5; 23 GHz). This BIST circuit gives new perspectives in terms of test strategy, cost reduction, and measurement accuracy for microwave-integrated circuits and could be adapted for mm-wave circuits.
APA, Harvard, Vancouver, ISO, and other styles
41

Zeng, Xiang-jun, Xu Yang, and Zhao-an Wang Xi'an. "Analysis of Capacitive and Inductive Coupling inside Hybrid Integrated Power Electronic Module." Journal of Microelectronics and Electronic Packaging 1, no. 3 (July 1, 2004): 169–75. http://dx.doi.org/10.4071/1551-4897-1.3.169.

Full text
Abstract:
Electromagnetic compatibility has to be given enough attention in the design of hybrid Integrated Power Electronic Module (IPEM) due to the sharply decreased distances between power devices and the control/driving circuits as compared to such distances for conventional power electronic equipment built with discrete devices. The high dν/dt, di/dt and high frequency parasitic ringing emanating from the switching circuit can cause serious EMI within the control/driving circuit due to cross-coupling. This paper analyzes the capacitive and inductive cross-coupling problems inside an IPEM. Finite Element Method (FEM) is used to extract the mutual capacitances between the metal bars in the model. Then the influence of dν/dt can be estimated. The high frequency circulating current in the bridge circuits is also investigated since it causes magnetic interference due to mutual inductance coupling. The mutual inductance is calculated with the simplified Partial Element Equivalent Circuit (PEEC) approach and image method. The experiment validates the effectiveness of this evaluation. In the end, the electromagnetic shielding is discussed.
APA, Harvard, Vancouver, ISO, and other styles
42

Cui, Xiu Min. "Design of the Control Circuit of C516 Vertical Lathe on PLC." Applied Mechanics and Materials 127 (October 2011): 355–59. http://dx.doi.org/10.4028/www.scientific.net/amm.127.355.

Full text
Abstract:
C516 vertical lathe control circuit uses relay control method, which has disadvantages including large size, complex wiring, high failure rate, and maintenance difficulties. To solve these problems, designing a C516 vertical lathe control circuit based on PLC,. Also describes the electronic requirements of the control circuits, basis of PLC selection, the hardware connection and software design. Practice has showed that the use of PLC control circuit is simple, reliable and highly improves the production efficiency.
APA, Harvard, Vancouver, ISO, and other styles
43

Brtník, Bohumil. "Fully Graph Sensitivity Solution of the Switched Circuits by Two-graph." WSEAS TRANSACTIONS ON CIRCUITS AND SYSTEMS 20 (September 27, 2021): 252–56. http://dx.doi.org/10.37394/23201.2021.20.28.

Full text
Abstract:
The most general parameter of the electronic circuit is its sensitivity. Sensitivity analysis helps circuit designers to determine boundaries to predict the variations that a particular design variable will generate in a target specifications, if it differs from what is previously assumed. There are two basic methods for calculating the sensitivity: matrix methods and graph methods. The method described in this article is based on a graph, that contains separate input ad output nodes for each phase. This makes it possible to determine the transmission sensitivity even between partial switching phases. The described fully-graph method is suitable for switched current circuits and switched capacitors circuits, too
APA, Harvard, Vancouver, ISO, and other styles
44

Guo, Quan, Kun Xu, Fang Yi Sun, and Xue Qian Li. "Research on Modeling and Simulation of Power Electronic Circuits Based on MATLAB." Applied Mechanics and Materials 687-691 (November 2014): 3106–9. http://dx.doi.org/10.4028/www.scientific.net/amm.687-691.3106.

Full text
Abstract:
the example of three-phase bridge controlled rectifying circuit discussed the method of the utilization of MATLAB SIMULINK on the modeling and simulation of power electronic circuits, and gave the simulation result waveform, verifying the convenience, intuition, high-efficiency, high speed, genuineness and accuracy of this method. This method can also make modeling and simulation on quite complex circuits, power electronic conversion system, and electric drive automatic control system. The systematic modeling is very similar to the design process of the actual system. Users can get the simulation results of the system quickly without programming and the deduction of mathematical models of circuits and systems. The analysis on the simulation results can transform the system structure or modify relevant parameters in order to make the system get the required results and performance, which can greatly accelerate the analysis or design process of the system.
APA, Harvard, Vancouver, ISO, and other styles
45

Li, Ji-Xiang, Yan-Feng Wang, and Jun-Wei Sun. "Odd Judgment Circuit of Four Inputs Based on DNA Strand Displacement." Journal of Nanoelectronics and Optoelectronics 15, no. 3 (March 1, 2020): 415–24. http://dx.doi.org/10.1166/jno.2020.2718.

Full text
Abstract:
In the development of electronic technology integrated circuits, researchers focus on new calculation methods and new calculation models. The alternative technology of DNA strands is the rapid development of existed biotechnological methods for calculating new types of faster growth. In addition, a new idea for the odd judgment logic circuit based on DNA strand displacement reaction technology is proposed to solve practical problems in mathematics, and which is widely used for those various logic circuits and computing systems to acquire important roles in biological computers. The operational design of the decision circuit is also essential for the logical computing of biological computers. The odd-numbered decision circuit represents the input and output signals during the design process, and that is designed to have the number of single-chain structures of four input signals and one output signal. Finally, the molecular logic circuit is formed by using a primary seesaw circuit. From the simulation results about the dual-rail logic circuit design and the present invention, the idea of using an alternative technology is derived, and the logic circuit deserves a very reliable design. It is a good technical support and a good theoretical basis provided for the future development of biological computers through the odd judgment logic circuit.
APA, Harvard, Vancouver, ISO, and other styles
46

Yang, Cheng Hui. "A Kind of Traffic Light Controller Simulation Design." Advanced Materials Research 852 (January 2014): 342–46. http://dx.doi.org/10.4028/www.scientific.net/amr.852.342.

Full text
Abstract:
With traffic problems becoming more prominent issues, directing traffic is no longer can be solved relying solely on human effort. Therefore, the design of traffic lights to complete this demand has become increasingly urgent. In order to ensure vehicular and pedestrian traffic at the crossroads of the smooth, clear through, electronic traffic signal control command is often used. This article describes the use of digital circuits to achieve the design of traffic lights. The paper first describes the design principles of traffic lights and the total circuits, all units were introduced in the total circuits, the final design of the circuit diagram of the test simulation. Simulation results from the experiment can be seen in this article the design of the circuit can be achieved on the control of traffic lights, and simple method for the design of traffic signal controller to provide a certain degree of meaningful research.
APA, Harvard, Vancouver, ISO, and other styles
47

Chen, Shu Wang, Shu Hai Wang, and Xiao Qin Xie. "Design of Current Temperature Transmitter Circuit." Applied Mechanics and Materials 63-64 (June 2011): 886–90. http://dx.doi.org/10.4028/www.scientific.net/amm.63-64.886.

Full text
Abstract:
The temperature transmitter is a kind of device circuit, which is made up of temperature sensor and assistant electronic circuits. It can change temperature signal into electric signal. The paper introduces a two-wire current temperature transmitter which consists of platinum resistance and the new type integrated chip-AD693. It mainly analyzes the theoretical basis of the system and chooses an appropriate hardware implementation scheme. This paper analyzes the basic principle of temperature transmitter and the composed units of current temperature transmitter, chooses and calculates the circuit modules components, finishes the systematic design of electric circuit schematic.
APA, Harvard, Vancouver, ISO, and other styles
48

TAKAGI, Kazuyoshi, Nobutaka KITO, and Naofumi TAKAGI. "Circuit Description and Design Flow of Superconducting SFQ Logic Circuits." IEICE Transactions on Electronics E97.C, no. 3 (2014): 149–56. http://dx.doi.org/10.1587/transele.e97.c.149.

Full text
APA, Harvard, Vancouver, ISO, and other styles
49

Walker, James Alfred, Richard Sinnott, Gordon Stewart, James A. Hilder, and Andy M. Tyrrell. "Optimizing electronic standard cell libraries for variability tolerance through the nano-CMOS grid." Philosophical Transactions of the Royal Society A: Mathematical, Physical and Engineering Sciences 368, no. 1925 (August 28, 2010): 3967–81. http://dx.doi.org/10.1098/rsta.2010.0150.

Full text
Abstract:
The project Meeting the Design Challenges of nano-CMOS Electronics ( http://www.nanocmos.ac.uk ) was funded by the Engineering and Physical Sciences Research Council to tackle the challenges facing the electronics industry caused by the decreasing scale of transistor devices, and the inherent variability that this exposes in devices and in the circuits and systems in which they are used. The project has developed a grid-based solution that supports the electronics design process, incorporating usage of large-scale high-performance computing (HPC) resources, data and metadata management and support for fine-grained security to protect commercially sensitive datasets. In this paper, we illustrate how the nano-CMOS (complementary metal oxide semiconductor) grid has been applied to optimize transistor dimensions within a standard cell library. The goal is to extract high-speed and low-power circuits which are more tolerant of the random fluctuations that will be prevalent in future technology nodes. Using statistically enhanced circuit simulation models based on three-dimensional atomistic device simulations, a genetic algorithm is presented that optimizes the device widths within a circuit using a multi-objective fitness function exploiting the nano-CMOS grid. The results show that the impact of threshold voltage variation can be reduced by optimizing transistor widths, and indicate that a similar method could be extended to the optimization of larger circuits.
APA, Harvard, Vancouver, ISO, and other styles
50

Zhang, Meng. "Nonlinear Resistance Circuit Subsection Linearity Decomposition Fitting Analysis." Modern Electronic Technology 1, no. 1 (October 6, 2017): 5. http://dx.doi.org/10.26549/met.v1i1.518.

Full text
Abstract:
The analysis of circuits is frequently required in the electricity of physics. When analyzing circuits, the general idea is to study the issues related to nonlinear resistance circuits based on commonly used physical and electrical theory. Generally, circuits can be divided into linear resistance circuits and nonlinear resistance circuits. However, for some nonlinear resistance circuit, a small part of them are decomposed through subsection linearity while most of them are adopted the form of hieroglyph combination for subsection decomposition fitting analysis. For the following contents, the author will adopt curve layout method to analyze nonlinear resistance element and relation characteristics of voltage and current; to state the characteristics and nature of common electronic elements in our life, and concepts of concave resistance and convex resistance; to analyze the characteristics of nonlinear resistance circuits through electrical circuit analysis method based on the electrical theorem of physics; finally, to analyze referring to actual cases,study the veracity, verify the feasibility and scientificity of the adopted analytical approach, apply image graphics of the resistance circuits in the convenient way to solve complicated design problems among actual electrical problems.
APA, Harvard, Vancouver, ISO, and other styles
We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!

To the bibliography