To see the other types of publications on this topic, follow the link: Field effect transistor MOSFET.
Dissertations / Theses on the topic 'Field effect transistor MOSFET'
Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles
Consult the top 50 dissertations / theses for your research on the topic 'Field effect transistor MOSFET.'
Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.
You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.
Browse dissertations / theses on a wide variety of disciplines and organise your bibliography correctly.
1
Speer, Kevin M. "The Silicon Carbide Vacuum Field-Effect Transistor (VacFET)." Case Western Reserve University School of Graduate Studies / OhioLINK, 2011. http://rave.ohiolink.edu/etdc/view?acc_num=case1301445427.
Full text
2
李華剛 and Eddie Herbert Li. "Narrow-channel effect in MOSFET." Thesis, The University of Hong Kong (Pokfulam, Hong Kong), 1990. http://hub.hku.hk/bib/B31209312.
Full text
3
Lin, Xinnan. "Double gate MOSFET technology and applications /." View abstract or full-text, 2007. http://library.ust.hk/cgi/db/thesis.pl?ECED%202007%20LIN.
Full text
4
Peters, Chris (Christopher Joseph) Carleton University Dissertation Engineering Electrical. "MOSFET based gamma radiation detector." Ottawa, 1992.
Find full text
5
Budihardjo, Irwan Kukuh. "A charge based power MOSFET model /." Thesis, Connect to this title online; UW restricted, 1995. http://hdl.handle.net/1773/5975.
Full text
6
Chen, Qiang. "Scaling limits and opportunities of double-gate MOSFETS." Diss., Georgia Institute of Technology, 2003. http://hdl.handle.net/1853/15011.
Full text
7
Bjeletich, Peter John. "Characterization of heteroepitaxial silicon germanium carbon layers for metal oxide semiconductor field effect transistor (MOSFET) applications /." For electronic version search Digital dissertations database. Restricted to UC campuses. Access is free to UC campus dissertations, 2004. http://uclibs.org/PID/11984.
Full textAbstract:
Thesis (Ph. D.)--University of California, Davis, 2005.<br>Degree granted in Electrical Engineering. Dissertation completed in 2004; degree granted in 2005. Also available via the World Wide Web. (Restricted to UC campuses)
8
Singh, Jagar. "Technology, characteristics, and modeling of large-grain polysilicon MOSFET /." View Abstract or Full-Text, 2002. http://library.ust.hk/cgi/db/thesis.pl?ELEC%202002%20SINGH.
Full text
9
Baird, John Malcolm Edward. "A micro processor based A.C. drive with a Mosfet inverter." Thesis, Cape Technikon, 1991. http://hdl.handle.net/20.500.11838/1119.
Full textAbstract:
Thesis (Masters Diploma (Electrical
Engineering)--Cape Technikon, Cape Town,1991<br>A detailed study into the development of a three phase motor
drive, inverter and microprocessor controller using a scalar
control method. No mathematical modelling of the system was
done as the drive was built around available technology.
The inverter circuit is of a Vo~tage source inverter
configuration whicp uses MOSFETs switching at a base frequency
of between 1.2 KHz and 2 KHz.
Provision has been made for speed control and dynamic braking
for special applications, since the drive is not going to be
put into a specific application as yet, it was felt that only
a basic control should be implemented and space should be left
for special requests from prospective customers.
The pulses for the inverter are generated from the HEF 4752
I.e. under the control of the micro processor thus giving the
processor full control over the inverter and allowing it to
change almost any parameter at any time.
Although the report might seem to cover a lot of unimportant
ground it is imperative that the reader is supplied with the
back-ground information in order to understand where A.e.
drives failed in the past and where A.e. drives are heading in
the future. As well as where this drive seeks to use available
technology to the best advantage.
10
Man, Tsz Yin. "One dimensional quantum mechanical transport in double-gate MOSFET /." View Abstract or Full-Text, 2003. http://library.ust.hk/cgi/db/thesis.pl?ELEC%202003%20MAN.
Full text
11
Tuladhar, Looja R. "Resonant power MOSFET drivers for LED lighting /." Connect to resource online, 2009. http://rave.ohiolink.edu/etdc/view?acc_num=ysu1264709029.
Full text
12
Bordelon, John H. "A large-signal model for the RF power MOSFET." Diss., Georgia Institute of Technology, 1999. http://hdl.handle.net/1853/15048.
Full text
13
Yin, Chunshan. "Source/drain and gate design of advanced MOSFET devices /." View abstract or full-text, 2005. http://library.ust.hk/cgi/db/thesis.pl?ELEC%202005%20YIN.
Full text
14
Kong, Frederick. "Silicon-on-sapphire MOSFET parameter extraction by small-signal measurement /." [St. Lucia, Qld.], 2002. http://www.library.uq.edu.au/pdfserve.php?image=thesisabs/absthe17051.pdf.
Full text
15
Yen, Chi-min 1949. "Two-dimensional simulation of power MOSFET near breakdown." Thesis, The University of Arizona, 1988. http://hdl.handle.net/10150/276695.
Full textAbstract:
A simulation program has been developed to facilitate the investigation and analysis of power semiconductor devices under the reverse-bias condition. The electrostatic potential distribution is solved by using Poisson's equation alone, with particular attention to the neighborhood of avalanche breakdown. Because of its generality and efficiency, the program emerges as a powerful engineering tool for the design of power devices incorporating special junction termination techniques. Results are presented for a DMOS structure to illustrate the improvement in breakdown voltage when a field plate is applied. Numerical solution techniques for solving elliptic partial differential equations in a multi-material domain are discussed. The discretization of this domain is nonuniform in general due to its highly nonuniform physical parameters. By careful selection of grid lines near interfaces, the difference equation coefficients are considerably simplified. The resultant matrix of coefficients is symmetric even though Neumann boundary conditions are specified.
16
Waseem, Akbar. "Effect of gate length in enhancing current in a silicon nanowire wrap around gate MOSFET." Diss., Columbia, Mo. : University of Missouri-Columbia, 2006. http://hdl.handle.net/10355/5878.
Full textAbstract:
Thesis (M.S.)--University of Missouri-Columbia, 2006.<br>The entire dissertation/thesis text is included in the research.pdf file; the official abstract appears in the short.pdf file (which also appears in the research.pdf); a non-technical general description, or public abstract, appears in the public.pdf file. Title from title screen of research.pdf file (viewed on September 14, 2007) Vita. Includes bibliographical references.
17
Wang, Lihui. "Quantum Mechanical Effects on MOSFET Scaling." Diss., Available online, Georgia Institute of Technology, 2006, 2006. http://etd.gatech.edu/theses/available/etd-07072006-111805/.
Full textAbstract:
Thesis (Ph. D.)--Electrical and Computer Engineering, Georgia Institute of Technology, 2007.<br>Philip First, Committee Member ; Ian F. Akyildiz, Committee Member ; Russell Dupuis, Committee Member ; James D. Meindl, Committee Chair ; Willianm R. Callen, Committee Member.
18
Yoon, Kwang Sub. "A precision analog small-signal model for submicron MOSFET devices." Diss., Georgia Institute of Technology, 1990. http://hdl.handle.net/1853/14935.
Full text
19
Jeon, Yongjoo. "High-k gate dielectric for 100 nm MOSFET application /." Full text (PDF) from UMI/Dissertation Abstracts International, 2000. http://wwwlib.umi.com/cr/utexas/fullcit?p3004296.
Full text
20
Tsui, Kenneth Kin Pun. "RF characterization and modeling of MOSFET power amplifier in wireless communication /." View Abstract or Full-Text, 2003. http://library.ust.hk/cgi/db/thesis.pl?ELEC%202003%20TSUI.
Full text
21
Quinones, Eduardo Jose. "Heterojunction MOSFET devices using column IV alloys grown by UHVCVD /." Digital version accessible at:, 1999. http://wwwlib.umi.com/cr/utexas/main.
Full text
22
Linewih, Handoko, and h. linewih@griffith edu au. "Design and Application of SiC Power MOSFET." Griffith University. School of Microelectronic Engineering, 2003. http://www4.gu.edu.au:8080/adt-root/public/adt-QGU20030506.013152.
Full textAbstract:
This thesis focuses on the design of high voltage MOSFET on SiC and its application in power electronic systems. Parameters extraction for 4H SiC MOS devices is the main focus of the first topic developed in this thesis. Calibration of two-dimensional (2-D) device and circuit simulators (MEDICI and SPICE) with state-of-the-art 4H SiC MOSFETs data are performed, which includes the mobility parameter extraction. The experimental data were obtained from lateral N-channel 4H SiC MOSFETs with nitrided oxide-semiconductor interfaces, exhibiting normal mobility behavior. The presence of increasing interface-trap density (Dit) toward the edge of the conduction band is included during the 2-D device simulation. Using measured distribution of interface-trap density for simulation of the transfer characteristics leads to good agreement with the experimental transfer characteristic. The results demonstrate that both MEDICI and SPICE simulators can be used for design and optimization of 4H SiC MOSFETs and the circuits utilizing these MOSFETs. Based on critical review of SiC power MOSFETs, a new structure of SiC accumulation-mode MOSFET (ACCUFET) designed to address most of the open issues related to MOS interface is proposed. Detailed analysis of the important design parameters of the novel structure is performed using MEDICI with the parameter set used in the calibration process. The novel structure was also compared to alternative ACCUFET approaches, specifically planar and trench-gate ACCUFETs. The comparison shows that the novel structure provides the highest figure of merit for power devices. The analysis of circuit advantages enabled by the novel SiC ACCUFET is given in the final part of this thesis. The results from circuit simulation show that by utilizing the novel SiC ACCUFET the operating frequency of the circuit can be increased 10 times for the same power efficiency of the system. This leads to dramatic improvements in size, weight, cost and thermal management of power electronic systems.
23
Kulkarni, Anish S. "Study of Tunable Analog Circuits Using Double Gate Metal Oxide Semiconductor Field Effect Transistors." Ohio University / OhioLINK, 2009. http://rave.ohiolink.edu/etdc/view?acc_num=ohiou1234552603.
Full text
24
Pham, Thanh-Toan. "Mastering the O-diamond/Al2O3 interface for unipolar boron doped diamond field effect transistor." Thesis, Université Grenoble Alpes (ComUE), 2017. http://www.theses.fr/2017GREAT051/document.
Full textAbstract:
De nos jours, l'effet du réchauffement planétaire devient une question primordiale pour l'humanité. La plupart des sources d'énergie traditionnelles comme l’énergie thermique, le nucléaire, l'hydroélectricité, etc. sont dangereux et/ou potentiellement dangereux pour la nature et l'être humain. Par conséquent, une «énergie verte» est fortement souhaitée. L'énergie verte a deux caractéristiques : d'une part l’utilisation de sources d'énergie renouvelables comme l'énergie solaire ou géothermique, etc au lieu des sources d'énergie traditionnelles, ainsi qu’un meilleur rendement. Un rapport récent a souligné que la perte d'énergie aux États-Unis est plus importante que la somme de toutes les énergies renouvelables générées. Il est donc essentiel d'utiliser efficacement l'électricité et de limiter les pertes. Malheureusement, les pertes sont l'endémie des composants semi-conducteurs, le dispositif central de tout système de conversion de puissance. Le silicium (Si), le matériau le plus utilisé dans les composants semi-conducteurs a atteint sa limite physique. Des semi-conducteurs à large bande interdite tels que SiC, GaN, Ga2O3 et le diamant sont des matériaux prometteurs pour fabriquer des dispositifs à faibles pertes en état ON et avec une tension de claquage à l’état OFF élevée. Parmi eux, le diamant est un semi-conducteur idéal pour les appareils de haute puissance en raison de ses propriétés physiques supérieures aux autres matériaux. Les progrès récents sur ce sujet permettent de considérer le développement de dispositifs de puissance en diamant, par exemple les MOSFETs. Afin de réaliser un MOSFET en diamant semi-conducteur, le nombre de problèmes à surmonter est important, particulièrement maîtriser l'interface diamant/oxyde. Dans ce contexte, G. Chicot et A. Marechal (anciens doctorants de notre groupe) ont introduit les dispositifs de test MOSCAP O-diamant/Al2O3 et montré que l'alignement des bandes est de type I à l'interface O-diamant/Al2O3, ce qui est favorable pour réaliser à la fois un MOSFET à inversion et un MOSFET à déplétion. Ce doctorat s’inscrit dans la suite de ces deux thèses. Il a eu deux objectifs principaux: 1. Les recherches fondamentales, qui se consacrent à la compréhension de la caractéristique électrique d'un dispositif de test de diamant MOSCAP; 2. Partant de la compréhension du MOSCAP, un MOSFET en diamant est réalisé par le contrôle de la conduction de courant volumique. La thèse comprend ainsi trois chapitres : Le chapitre 1 traite du contexte des dispositifs de puissance ainsi que des propriétés physiques du diamant et de l'état de l'art des dispositifs en diamant. Nous introduisons également le principe de fonctionnement d'un dispositif de test MOSCAP idéal et de l'état de l'art des O-diamant MOSCAP. Le chapitre 2 est consacré à la compréhension fondamentale des O-diamant MOS capacités et comprennent trois parties principales: la partie 1 traite des questions de méthodologie liées à la croissance du diamant, le procédé de fabrication et de caractérisation électrique. Nous allons construire un modèle électrostatique empirique pour les MOSCAP O-diamant. La partie 2 discute de l'origine du courant de fuite et de la dispersion de la caractéristique capacitance-fréquence lorsque la MOSCAP est polarisée en négatif. La partie 3 traite de l'origine du courant de fuite et de la dispersion de la caractéristique capacitance-fréquence lorsque la MOSCAP est polarisée en positif. Le chapitre 3 présente notre approche pour réaliser un MOSFET en diamant dopé au Bore. Les performances du transistor et ses paramètres importants seront quantifiées. Le benchmark du dispositif et la projection vers son amélioration seront mentionnés<br>Nowadays, global warming effect is one of most challenging issue for human being. Most of “traditional energy” sources like thermal power; nuclear power, hydroelectricity power, etc. are dangerous and/or potentially dangerous for nature and human being. Therefore, the "greener energy" is highly desired. The "greener energy" has two folds meaning: on one hand, using renewable energy sources like solar power, wind power or geothermal energy, etc. instead of the traditional energy sources. One another hand, use the electricity more effectively and more efficiency. A recent report has pointed out that the energy loss in US is in fact more than sum of all renewable energy generate in US. Therefore, effectively utilizing electricity and limiting the waste is critical.Unfortunately, losses are the endemic of semiconductor components, the central device of all power conversion system. Silicon (Si), the main material for semiconductor components has reached its physical limit. Wide band-gap semiconductors such as SiC, GaN, Ga2O3 and diamond are promising materials to fabricate the devices low ON-state loss and high OFF-state breakdown voltage. Among them, diamond is an ideal semiconductor for power devices due to its superior physical properties. Recent progresses on diamond technology permits one consider the diamond power devices, e.g. MOSFET.In order to realize a diamond MOSFET by controlled diamond semiconductor, the numbers of issues needed to be overcome is important, especially mastering the diamond/oxide interface. In this context, G. Chicot and A. Marechal (former PhD students in our group) has introduced the O-diamond/Al2O3 MOSCAP test devices and measured the type I band alignment at O-diamond/Al2O3 interface, which is favorable to realize both inversion MOSFET and depletion MOSFET in his PhD these. This PhD project is a continuation of two-mentioned thesis and including two main objects: 1. Fundamental investigations dedicate to understand the electrical characteristic of an O-diamond MOSCAP test device; 2. Realize a unipolar diamond MOSFET by controlling the diamond semiconductor epilayer. The thesis will include three chapters:Chapter 1 discusses the context of power devices as well as the physical properties of diamond and state-of-the-art of diamond devices. We also introduce the working principle of an ideal MOSCAP test device and States-of-the-art of O-diamond MOSCAP test devices.Chapter 2 dedicates for the fundamental understanding O-diamond MOSCAP and include three main parts: Part 1 addresses the methodology issues related to diamond growth, fabrication processing and electrical characterizations. We will construct an empirical electrostatics model for O-diamond MOSCAP. Part 2 discusses the origin of leakage current and capacitance-frequency dependent when O-diamond MOSCAP is biasing in negative direction. We quantify the interface states density at O-diamond/Al2O3 interface by conductance method and the complete electrostatics model for O-diamond/Al2O3 MOSCAP will be constructed. Part 3 discusses the origin of leakage current and the capacitance-frequency dependent when the O-diamond MOS capacitor is biasing in positive direction.Chapter 3 introduces our approach to realize a depletion mode diamond MOSFET. Transistor performance and the important parameters of the transistor will be quantified. The benchmark of the device and the projection towards its improvement will be mentioned
25
Murali, Raghunath. "Scaling opportunities for bulk accumulation and inversion MOSFETs for gigascale integration." Diss., Available online, Georgia Institute of Technology, 2004:, 2004. http://etd.gatech.edu/theses/submitted/etd-02132004-173432/unrestricted/murali%5FRaghunath%5F405%5F.pdf.
Full textAbstract:
Thesis (Ph. D.)--Electrical and Computer Engineering, Georgia Institute of Technology, 2004.<br>Hess, Dennis, Committee Member; Meindl, James, Committee Chair; Allen, Phillip, Committee Member; Cressler, John, Committee Member; Davis, Jeffrey, Committee Member. Vita. Includes bibliographical references (leaves 108-119).
26
Davis, Kenneth Ralph 1964. "Two-dimensional simulation of the effects of total dose ionizing radiation on power-MOSFET breakdown." Thesis, The University of Arizona, 1989. http://hdl.handle.net/10150/277053.
Full textAbstract:
The effects of ionizing radiation on the breakdown-voltage degradation of power-MOSFET termination structures were examined through two-dimensional simulation. A wide variety of sensitivity to surface-charge density was found for various devices employing floating field rings and/or equipotential field plates. Termination structures that were both insensitive to surface charge and possessed a high breakdown voltage were identified. The results were compared with measurements made on selected structures. The principal ionizing radiation damaging mechanisms in MOS devices are discussed. Modifications made to an existing simulation program in order to simulate these complex field ring and field plate structures are described. Background information into how these termination structures improve the breakdown voltage and their sensitivities to positive interface charge buildup is investigated.
27
Corna, Andrea. "Single spin control and readout in silicon coupled quantum dots." Thesis, Université Grenoble Alpes (ComUE), 2017. http://www.theses.fr/2017GREAY003/document.
Full textAbstract:
Au cours des dernières années le silicium est apparu comme un matériau hôte prometteur pour les qubits de spin. Grâce à la microélectronique moderne, la technologie du silicium a connu un formidable développement. Réaliser des qubits utilisant la technologie bien établie de fabrication CMOS de semi-conducteurs favoriserait clairement leur intégration à grande échelle.Dans cette thèse nous présentons les travaux effectués dans une perspective des qubits CMOS. En particulier, nous avons abordé les problèmes de confinement des charges et des spins dans les boîtes quantiques, la manipulation des spins et la lecture des charges et des spins.Nous avons exploré les différentes propriétés de confinement de charge et de spin dans des échantillons de tailles et de géométries différentes. Les MOSFETs de taille extrêmement réduites montrent du blocage de Coulomb jusqu'à température ambiante, avec des énergies de charges jusqu'à 200meV. Les dispositifs multi-grilles avec des dimensions géométriques plus grandes ont été utilisés pour confiner les spins et lire leur état par blocage de spin, en réalisant ainsi une conversion spin / charge.La manipulation des spins est réalisée au moyen d'un dipôle électronique induisant la résonance de spin (EDSR). Les deux plus basses vallées de la bande de conduction du silicium sont visibles sous forme de transitions de spin intra et inter-vallées. Nous observons une levée de dégénérescence de vallée d'amplitude 36μeV. La résonance de spin que l'on observe résulte de la géométrie spécifique de l'échantillon, de la physique des vallées et de l'interaction spin-orbite de type Rashba. Des signatures de manipulation cohérente, sous forme d'oscillations de Rabi, ont été mesurées, avec une fréquence de Rabi de 6MHz. Nous discutons également de la lecture rapide des charges et des spins effectuée par réflectométrie dispersive couplée à la grille. Nous montrons comment l'utiliser pour reconstruire le diagramme de stabilité de charge du dispositif et le signal attendu pour un système à double boîte isolé. La tension de polarisation finie modifie la réponse du système et nous l'avons utilisée pour sonder les états excités et leur dynamique<br>In the recent years, silicon has emerged as a promising host material for spin qubits. Thanks to its widespread use in modern microelectronics, silicon technology has seen a tremendous development. Realizing qubit devices using well-established complementary metal-oxide-semiconductor (CMOS) fabrication technology would clearly favor their large scale integration.In this thesis we present a detailed study on CMOS devices in a perspective of qubit operability.In particular we tackled the problems of charge and spin confinement in quantum dots, spin manipulation and charge and spin readout.We explored the different charge and spin confinement capabilities of samples with different sizes and geometries. Ultrascaled MOSFETs show Coulomb blockade up to room temperature with charging energies up to 200meV. Multigate devices with larger geometrical dimensions have been used to confine spins and read their states through spin-blockade as a way to perform spin to charge conversion.Spin manipulation is achieved by means of Electron Dipole induced Spin Resonance (EDSR). The two lowest valleys of silicon's conduction band originate as intra and inter-valley spin transitions; we probe a valley splitting of 36μeV. The origin of this spin resonance is explained as an effect of the specific geometry of the sample combined with valley physics and Rashba spin-orbit interaction. Signatures of coherent Rabi oscillations have been measured, with a Rabi frequency of 6MHz. We also discuss fast charge and spin readout performed by dispersive gate-coupled reflectometry. We show how to use it to recover the complete charge stability diagram of the device and the expected signal for an isolated double dot system. Finite bias changes the response of the system and we used it to probe excited states and their dynamics
28
Raszmann, Emma Barbara. "Series-Connection of Silicon Carbide MOSFET Modules using Active Gate-Drivers with dv/dt Control." Thesis, Virginia Tech, 2019. http://hdl.handle.net/10919/95938.
Full textAbstract:
This work investigates the voltage scaling feasibility of several low voltage SiC MOSFET modules operated as a single series-connected switch using active gate control. Both multilevel and two-level topologies are capable of achieving higher blocking voltages in high-power converter applications. Compared to multilevel topologies, two-level switching topologies are of interest due to less complex circuitry, higher density, and simpler control techniques. In this work, to balance the voltage between series-connected MOSFETs, device turn-off speeds are dynamically controlled on active gate-drivers using active gate control. The implementation of the active gate control technique (specifically, turn-off dv/dt control) is described in this thesis. Experimental results of the voltage balancing behavior across eight 1.7 kV rated SiC MOSFET devices in series (6 kV total dc bus voltage) with the selected active dv/dt control scheme are demonstrated. Finally, the voltage balancing performance and switching behavior of series-connected SiC MOSFET devices are discussed.<br>Master of Science<br>According to ABB, 40% of the world's power demand is supplied by electrical energy. Specifically, in 2018, the world's electrical demand has grown by 4% since 2010. The growing need for electric energy makes it increasingly essential for systems that can efficiently and reliably convert and control energy levels for various end applications, such as electric motors, electric vehicles, data centers, and renewable energy systems. Power electronics are systems by which electrical energy is converted to different levels of power (voltage and current) depending on the end application. The use of power electronics systems is critical for controlling the flow of electrical energy in all applications of electric energy generation, transmission, and distribution.
Advances in power electronics technologies, such as new control techniques and manufacturability of power semiconductor devices, are enabling improvements to the overall performance of electrical energy conversion systems. Power semiconductor devices, which are used as switches or rectifiers in various power electronic converters, are a critical building block of power electronic systems. In order to enable higher output power capability for converter systems, power semiconductor switches are required to sustain higher levels of voltage and current.
Wide bandgap semiconductor devices are a particular new category of power semiconductors that have superior material properties compared to traditional devices such as Silicon (Si) Insulated-Gate Bipolar Junction Transistors (IGBTs). In particular, wide bandgap devices such as Silicon Carbide (SiC) Metal Oxide Semiconductor Field Effect Transistors (MOSFETs) have better ruggedness and thermal capabilities. These properties provide wide bandgap semiconductor devices to operate at higher temperatures and switching frequencies, which is beneficial for maximizing the overall efficiency and volume of power electronic converters.
This work investigates a method of scaling up voltage in particular for medium-voltage power conversion, which can be applied for a variety of application areas. SiC MOSFET devices are becoming more attractive for utilization in medium-voltage high-power converter systems due to the need to further improve the efficiency and density of these systems. Rather than using individual high voltage rated semiconductor devices, this thesis demonstrates the effectiveness of using several low voltage rated semiconductor devices connected in series in order to operate them as a single switch. Using low voltage devices as a single series-connected switch rather than a using single high voltage switch can lead to achieving a lower total on-state resistance, expectedly maximizing the overall efficiency of converter systems for which the series-connected semiconductor switches would be applied.
In particular, this thesis focuses on the implementation of a newer approach of compensating for the natural unbalance in voltage between series-connected devices. An active gate control method is used for monitoring and regulating the switching speed of several devices operated in series in this work. The objective of this thesis is to investigate the feasibility of this method in order to achieve up to 6 kV total dc bus voltage using eight series-connected SiC MOSFET devices.
29
Bayimissa, Khader Destaing Mananga. "Characterisation of radiation effects on power system components for cubesats." Thesis, Cape Peninsula University of Technology, 2015. http://hdl.handle.net/20.500.11838/2191.
Full textAbstract:
Thesis (MTech (Electrical Engineering))--Cape Peninsula University of Technology.<br>Front-end power converters for nanosatellite applications demand better performance in
accurate reference tracking because of the wide-range input voltage of the solar panels. The very tight output voltage requirements demand a robust, reliable, and high-efficiency
converter. The control of such a converter is very complex and time consuming to design. Two commonly used control modes are current and voltage control. The design and
implementation of a voltage controller for DC–DC power converter is simpler but compared to current mode controller, does not do provide for overcurrent protection.
A single-ended primary inductance converter (SEPIC) was selected for this research work because of its ability to buck or boost the input voltage coupled with the ability to provide noninverting polarity with respect to the input voltage. Parameter values for the converter studied are used to analyse and design both the voltage and the current mode controllers for the nanosatellite front-end power converter. Output voltage reference tracking with step and ramp changes in the input voltage is evaluated in terms of the time taken to reach steady-state after the induced disturbances and either the overshoot or undershoot of the output voltage reference. The design of analogue pulse width modulation (PWM) study was carried out in order to drive the metal-oxide-semiconductor field-effect transistor (MOSFET) switch. For the two controllers, changes in the reference output voltage in response to load changes are also studied. An examination of the effects of solar radiation on the MOSFET switch was conducted; this switch is the main component of the front-end DC–DC power converter for a nanosatellite. At the more general level the examination also provided information on the response of the
semiconductor technology in space application. The overall purpose of studying the MOSFET switch was to investigate the mechanisms that will facilitate its ability of switching ‘on’ and ‘off’ without failure as a result of solar radiation. The effects of solar radiation on MOSFET device in space, has resulted in more malfunctions of these devices in the past five years than over the preceding 40 years.
30
Moolamalla, Himaja Reddy. "An analysis on the simulation of the leakage currents of independent double gate SOI MOSFET transistors a thesis presented to the faculty of the Graduate School, Tennessee Technological University /." Click to access online, 2009. http://proquest.umi.com/pqdweb?index=0&did=2000377751&SrchMode=1&sid=5&Fmt=6&VInst=PROD&VType=PQD&RQT=309&VName=PQD&TS=1277473834&clientId=28564.
Full text
31
Makineni, Anil Kumar. "Construction and realisation of measurement system in a radiation field of 10 standard suns." Thesis, Mittuniversitetet, Institutionen för informationsteknologi och medier, 2012. http://urn.kb.se/resolve?urn=urn:nbn:se:miun:diva-17209.
Full textAbstract:
A measurement system is to be presented, which is used to obtain the I-V characteristics of a solar cell and to track its temperature during irra-diation before mounting it into a complete array/module. This project presents both the design and implementation of an Electronic load for testing the solar cell under field conditions of 10000 W/m^2, which is able to provide current versus voltage and power versus voltage charac-teristics of a solar cell using a software based model developed in Lab-VIEW. An efficient water cooling method which includes a heat pipe array system is also suggested. This thesis presents the maximum power tracking of a solar cell and the corresponding voltage and current values. In addition, the design of the clamp system provides an easy means of replacing the solar cell during testing.Keywords: Solar cell, Metal Oxide Semiconductor Field Effect Transistor (MOSFET), I-V characteristics, cooling system, solar cell clamp system, LabVIEW, Graphical User Interface (GUI).
32
Zhou, Sida. "Mobility Modeling and Simulation of SOI Si1-x Gex p-MOSFET." PDXScholar, 1995. https://pdxscholar.library.pdx.edu/open_access_etds/4954.
Full textAbstract:
With increasing demand for complex and faster circuits, CMOS technologies are progressing towards the deep-submicron level. Process complexity increases dramatically, and costly techniques are to be developed to create dense field isolation and shallow junctions. Silicon-On-Insulator (SOI) may solve some of these problems. On the other hand, strained Si 1_xGex layers have been successfully grown on Si substrates and demonstrated much higher hole mobility than bulk Si. This can be used to build high-mobility p-MOSFET with a buried Si 1_xGex channel. A high mobility p-MOSFET would improve both the circuit speed and the level of integration. The purpose of the present study was to model and simulate the effective mobility (μeff) of SOI Si 1-xGex p-MOSFET, and to investigate the suitability of local mobility models provided by simulator MEDICI for studying SOI Si 1_xGex p-MOSFET. The simulation is performed by using the two-dimensional device simulation program (MEDICI). The design parameters, such as Si-cap thickness, Ge profile and back-gate bias, were also investigated. A long channel (6μ) and a short channel (0.25μ) SOI and bulk Si 1_xGex p MOSFET were used for the study. Simulation reveals good effective mobility μeff match with experimental results if Si Ge channel of p-MOSFET can simply be treated like a bulk silicon with mobility 250cm2 /Vs. Mobility models provided by MEDICI are two types: a) mobility model (SRFMOB2) that is dependent on transverse electric field only at Si/ Si02 interface, which means that the effective mobility is a function of grid spacing at Si/ Si02 interface, and b) mobility models (PRPMOB, LSMMOB and HPMOB) that are dependent on transverse electric field anywhere in the device. PRPMOB and LSMMOB produce very good μef f and are insensitive to the grid spacing. HP MOB gives slight over estimation of effective mobility μef f. Silicon cap thickness can significantly influence the effective mobility μef f. In general, the thin silicon cap have better effective mobility μef f, but it is limited by manufacturing process. Graded Si 1_:z:Ge:z: channel presents nearly 100% improvement of effective mobility μeff for p-MOSFET over its bulk counterpart. This improvement is sustained up to gate voltage of 2.5 V. Simulation also indicates that large improvement of effective mobility μef f requires higher Ge concentration at the top of SiGe channel with steep grading. The influence of back-gate bias on μeff is small, hence, SOI SiGe MOSFET is well suited to building CMOS circuits.
33
Nadimi, Ebrahim. "Quantum Mechanical and Atomic Level ab initio Calculation of Electron Transport through Ultrathin Gate Dielectrics of Metal-Oxide-Semiconductor Field Effect Transistors." Doctoral thesis, Universitätsbibliothek Chemnitz, 2008. http://nbn-resolving.de/urn:nbn:de:bsz:ch1-200800477.
Full textAbstract:
The low dimensions of the state-of-the-art nanoscale transistors exhibit increasing quantum mechanical effects, which are no longer negligible. Gate tunneling current is one of such effects, that is responsible for high power consumption and high working temperature in microprocessors. This in turn put limits on further down scaling of devices. Therefore modeling and calculation of tunneling current is of a great interest. This work provides a review of existing models for the calculation of the gate tunneling current in MOSFETs. The quantum mechanical effects are studied with a model, based on a self-consistent solution of the Schrödinger and Poisson equations within the effective mass approximation. The calculation of the tunneling current is focused on models based on the calculation of carrier’s lifetime on quasi-bound states (QBSs). A new method for the determination of carrier’s lifetime is suggested and then the tunneling current is calculated for different samples and compared to measurements. The model is also applied to the extraction of the “tunneling effective mass” of electrons in ultrathin oxynitride gate dielectrics. Ultrathin gate dielectrics (tox<2 nm) consist of only few atomic layers. Therefore, atomic scale deformations at interfaces and within the dielectric could have great influences on the performance of the dielectric layer and consequently on the tunneling current. On the other hand the specific material parameters would be changed due to atomic level deformations at interfaces. A combination of DFT and NEGF formalisms has been applied to the tunneling problem in the second part of this work. Such atomic level ab initio models take atomic level distortions automatically into account. An atomic scale model interface for the Si/SiO2 interface has been constructed and the tunneling currents through Si/SiO2/Si stack structures are calculated. The influence of single and double oxygen vacancies on the tunneling current is investigated. Atomic level distortions caused by a tensile or compression strains on SiO2 layer as well as their influence on the tunneling current are also investigated<br>Die vorliegende Arbeit beschäftigt sich mit der Berechnung von Tunnelströmen in MOSFETs (Metal-Oxide-Semiconductor Field Effect Transistors). Zu diesem Zweck wurde ein quantenmechanisches Modell, das auf der selbstkonsistenten Lösung der Schrödinger- und Poisson-Gleichungen basiert, entwickelt. Die Gleichungen sind im Rahmen der EMA gelöst worden. Die Lösung der Schrödinger-Gleichung unter offenen Randbedingungen führt zur Berechnung von Ladungsverteilung und Lebensdauer der Ladungsträger in den QBSs. Der Tunnelstrom wurde dann aus diesen Informationen ermittelt. Der Tunnelstrom wurde in verschiedenen Proben mit unterschiedlichen Oxynitrid Gatedielektrika berechnet und mit gemessenen Daten verglichen. Der Vergleich zeigte, dass die effektive Masse sich sowohl mit der Schichtdicke als auch mit dem Stickstoffgehalt ändert. Im zweiten Teil der vorliegenden Arbeit wurde ein atomistisches Modell zur Berechnung des Tunnelstroms verwendet, welche auf der DFT und NEGF basiert. Zuerst wurde ein atomistisches Modell für ein Si/SiO2-Schichtsystem konstruiert. Dann wurde der Tunnelstrom für verschiedene Si/SiO2/Si-Schichtsysteme berechnet. Das Modell ermöglicht die Untersuchung atom-skaliger Verzerrungen und ihren Einfluss auf den Tunnelstrom. Außerdem wurde der Einfluss einer einzelnen und zwei unterschiedlich positionierter neutraler Sauerstoffleerstellen auf den Tunnelstrom berechnet. Zug- und Druckspannungen auf SiO2 führen zur Deformationen in den chemischen Bindungen und ändern den Tunnelstrom. Auch solche Einflüsse sind anhand des atomistischen Modells berechnet worden
34
Cheong, Kuan Yew, and n/a. "Silicon Carbide as the Nonvolatile-Dynamic-Memory Material." Griffith University. School of Microelectronic Engineering, 2004. http://www4.gu.edu.au:8080/adt-root/public/adt-QGU20050115.101233.
Full textAbstract:
This thesis consists of three main parts, starting with the use of improved nitridation processes to grow acceptable quality gate oxides on silicon carbide (SiC)[1][7], to the comprehensive investigation of basic electron-hole generation process in 4H SiC-based metaloxidesemiconductor (MOS) capacitors [8], [9], and concluding with the experimental demonstration and analysis of nonvolatile characteristics of 4H SiC-based memory devices [10][15]. In the first part of the thesis, two improved versions of nitridation techniques have been introduced to alleviate oxide-growth rate and toxicity problems. Using a combination of nitridation and oxidation processes, a sandwich technique (nitridationoxidationnitridation) has been proposed and verified to solve the lengthy and expensive oxide-growing process in direct nitric oxide (NO) gas [1]. The nitrogen source from the toxic-NO gas has been replaced by using a nontoxic nitrous oxide (N2O) gas. The best combination of process parameters in this gas is oxide-growing temperature at 1300oC with 10% N2O [2], [3]. The quality of nitrided gate oxides obtained by this technique is lower than the sandwich technique [6], [13]. Using 4H SiC-based MOS with nitrided gate oxides grown by either of the abovementioned nitridation techniques, the fundamentals of electron-hole generation have been investigated using high-temperature capacitancetransient measurements. The contributions of carrier generation, occurring at room temperature, in the bulk and at the SiCSiO2 interface are evaluated and compared using a newly developed method [8], [9]. The effective bulk-generation rates are approximately equal for both types of nitrided oxides, whereas the effective surface-generation rates have been shown to exhibit very strong dependencies on the methods of producing the nitrided gate oxide. Based on analysis, the prevailing generation component in a SiC-based MOS capacitor with nitrided gate oxide is at SiCSiO2 interface located below the gate. Utilizing the understanding of electron-hole generation in SiC, the nonvolatile characteristics of memory device fabricated on SiC have been explored. The potential of developing a SiC-based one-transistor one-capacitor (1T/1C) nonvolatile-dynamic memory (NDM) has been analyzed using SiC-based MOS capacitors as storage elements or test structures. Three possible leakage mechanisms have been evaluated [10][16]: (1) leakage via MOS capacitor dielectric, (2) leakage due to electron-hole generation in a depleted MOS capacitor, and (3) junction leakage due to generation current occurred at a reverse-biased pn junction surrounding the drain region of a select metaloxide semiconductor fieldeffecttransistor (MOSFET). Among them, leakage through capacitor oxide remains an important factor that could affect the nonvolatile property in the proposed device, whereas others leakage mechanisms are insignificant. Based on the overall results, the potential of developing a SiC-based 1T/1C NDM is encouraging.
35
Kobayashi, Takuma. "Study on Defects in SiC MOS Structures and Mobility-Limiting Factors of MOSFETs." Kyoto University, 2018. http://hdl.handle.net/2433/232043.
Full text
36
Gerrer, Louis. "Impact du claquage progressif de l'oxyde sur le fonctionnement des composants et circuits élémentaires MOS : caractérisation et modélisation." Phd thesis, Université de Grenoble, 2011. http://tel.archives-ouvertes.fr/tel-00631364.
Full textAbstract:
La progressivité du claquage des oxydes de grille d'épaisseurs inférieures à 20 nm permet d'envisager une prolongation de la durée de vie des circuits. Cet enjeu majeur de la fiabilité contemporaine requiert des modèles adaptés afin de contrôler la variabilité des paramètres induites par le claquage. Après avoir étudié l'impact d'une fuite de courant sur une couche chargée, nous avons mis au point un modèle bas niveau de simulation par éléments finis, capable de reproduire la dérive des paramètres mesurée sur des dispositifs du nœud 45 nm. Des lois empiriques de ces dérives ont été injectées dans un modèle compact du transistor dégradé, simplifié par nos observations originales de la dépolarisation du canal et de la répartition des courants. Finalement nous avons simulé l'impact du claquage sur le fonctionnement de circuits simples et estimés la dérive de leurs paramètres tels que l'augmentation de la consommation due au claquage.
37
Beydoun, Bilal. "Simulation et conception des transistors M. O. S. De puissance." Toulouse 3, 1994. http://www.theses.fr/1994TOU30163.
Full textAbstract:
Ce mémoire traite de la simulation et de la conception du transistor VDMOS de puissance. On propose un outil de conception de modèles pour ce transistor, qui est base d'une part sur l'analyse des mécanismes dont la structure est le siège, d'autre part sur la géométrie (layout) et la technologie, et enfin sur la prise en compte de la topologie d'un schéma équivalent établi antérieurement au laboratoire. Plus précisément, on effectue tout d'abord une étude des mécanismes-conduction, tenue en tension, étude dynamique-intervenant dans les diverses zones de la structure du composant. En se basant sur les aspects de modélisation antérieurement développes au LAAS, nous proposons ensuite une nouvelle méthodologie de conception des modèles VDMOS. Celle-ci prend en compte les équations de fonctionnement, le dessin des masques, la technologie et les lois de dépendance entre les paramètres. Pour ce faire, nous développons un logiciel nomme power mosfet's designer qui permet à partir des données de la physique, de la géométrie et de la technologie de la structure, de générer le modèle VDMOS et de connaitre les performances électriques du dispositif dans une application de circuit spécifiée a priori. On procède ensuite à la validation de ce logiciel sur des composants industriels. On l'applique à l'étude de nouvelles générations de structures VDMOS telles que le transistor VDMOS à double niveau d'oxyde de grille intercellulaire. Un exemple d'analyse spéculative du transistor VDMOS élaboré sur un autre matériau que le silicium est enfin proposé : on étudie le cas où le substrat est en carbure de silicium (sic)
38
Jouvet, Nicolas. "Intégration hybride de transistors à un électron sur un noeud technologique CMOS." Phd thesis, INSA de Lyon, 2012. http://tel.archives-ouvertes.fr/tel-00863770.
Full textAbstract:
Cette étude porte sur l'intégration hybride de transistors à un électron (single-electron transistor, SET) dans un noeud technologique CMOS. Les SETs présentent de forts potentiels, en particulier en termes d'économies d'énergies, mais ne peuvent complètement remplacer le CMOS dans les circuits électriques. Cependant, la combinaison des composants SETs et MOS permet de pallier à ce problème, ouvrant la voie à des circuits à très faible puissance dissipée, et à haute densité d'intégration. Cette thèse se propose d'employer pour la réalisation de SETs dans le back-end-of-line (BEOL), c'est-à-dire dans l'oxyde encapsulant les CMOS, le procédé de fabrication nanodamascène, mis au point par C. Dubuc.
39
Zhang, Zhikuan. "Source/drain engineering for extremely scaled MOSFETs /." View abstract or full-text, 2005. http://library.ust.hk/cgi/db/thesis.pl?ELEC%202005%20ZHANG.
Full text
40
Robins, Ian. "Gas sensitive field effect transistors." Thesis, King's College London (University of London), 1991. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.318466.
Full text
41
Chen, Xiangdong. "Bandgap engineering in vertical MOSFETs." Access restricted to users with UT Austin EID Full text (PDF) from UMI/Dissertation Abstracts International, 2001. http://wwwlib.umi.com/cr/utexas/fullcit?p3025006.
Full text
42
Shen, Jian. "Double gate MOSFETs : process variations and design considerations /." View abstract or full-text, 2005. http://library.ust.hk/cgi/db/thesis.pl?ELEC%202005%20SHEN.
Full text
43
Tamjidi, Mohammad R. "Characteristics of N-channel accumulation mode thin film polysilicon mosfets. /." Full text open access at:, 1987. http://content.ohsu.edu/u?/etd,132.
Full text
44
Wu, Wen. "Modeling the extrinsic resistance and capacitance of planar and non-planar MOSFETs /." View abstract or full-text, 2007. http://library.ust.hk/cgi/db/thesis.pl?ECED%202007%20WUW.
Full text
45
Krishnamohan, Tejas. "Physics and technology of high mobility, strained germanium channel, heterostructure MOSFETs." access full-text online access from Digital Dissertation Consortium, 2006. http://libweb.cityu.edu.hk/cgi-bin/er/db/ddcdiss.pl?3219310.
Full text
46
Safarjameh, Kourosh 1961. "Fast-neutron-induced resistivity change in power MOSFETs." Thesis, The University of Arizona, 1989. http://hdl.handle.net/10150/277011.
Full textAbstract:
Fast neutron irradiation tests were performed to determine the correlation of change of drain-source resistance and neutron fluence for power MOSFETs. The Objectives of the tests were: (1) to detect and measure the degradation of critical MOSFET device parameters as a function of neutron fluence (2) to compare the experimental results and the theoretical model. In general, the drain-source resistance increased from 1 Ohm to 100 Ohm after exposure to fast neutron fluence of 3 x 1014 neut/cm2, and decreased by a factor of five after high temperature annealing.
47
Lau, Mei Po Mabel. "Characterization of hot-carrier induced degradation via small-signal characteristics in mosfets /." St. Lucia, Qld, 2001. http://www.library.uq.edu.au/pdfserve.php?image=thesisabs/absthe16462.pdf.
Full text
48
Sadik, Diane-Perle. "On Reliability of SiC Power Devices in Power Electronics." Doctoral thesis, KTH, Elkraftteknik, 2017. http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-207763.
Full textAbstract:
Silicon Carbide (SiC) is a wide-bandgap (WBG) semiconductor materialwhich has several advantages such as higher maximum electric field, lowerON-state resistance, higher switching speeds, and higher maximum allowablejunction operation temperature compared to Silicon (Si). In the 1.2 kV - 1.7kV voltage range, power devices in SiC are foreseen to replace Si Insulatedgatebipolar transistors (IGBTs) for applications targeting high efficiency,high operation temperatures and/or volume reductions. In particular, theSiC Metal-oxide semiconductor field-effect transistor (MOSFET) – which isvoltage controlled and normally-OFF – is the device of choice due to the easeof its implementation in designs using Si IGBTs.In this work the reliability of SiC devices, in particular that of the SiCMOSFET, has been investigated. First, the possibility of paralleling two discreteSiC MOSFETs is investigated and validated through static and dynamictests. Parallel-connection was found to be unproblematic. Secondly, drifts ofthe threshold voltage and forward voltage of the body diode of the SiC MOSFETare investigated through long-term tests. Also these reliability aspectswere found to be unproblematic. Thirdly, the impact of the package on thechip reliability is discussed through a modeling of the parasitic inductancesof a standard module and the impact of those inductances on the gate oxide.The model shows imbalances in stray inductances and parasitic elementsthat are problematic for high-speed switching. A long-term test on the impactof humidity on junction terminations of SiC MOSFETs dies and SiCSchottky dies encapsulated in the same standard package reveals early degradationfor some modules situated outdoors. Then, the short-circuit behaviorof three different types (bipolar junction transistor, junction field-effect transistor,and MOSFET) of 1.2 kV SiC switching devices is investigated throughexperiments and simulations. The necessity to turn OFF the device quicklyduring a fault is supported with a detailed electro-thermal analysis for eachdevice. Design guidelines towards a rugged and fast short-circuit protectionare derived. For each device, a short-circuit protection driver was designed,built and validated experimentally. The possibility of designing diode-lessconverters with SiC MOSFETs is investigated with focus on surge currenttests through the body diode. The discovered fault mechanism is the triggeringof the npn parasitic bipolar transistor. Finally, a life-cycle cost analysis(LCCA) has been performed revealing that the introduction of SiC MOSFETsin already existing IGBT designs is economically interesting. In fact,the initial investment is saved later on due to a higher efficiency. Moreover,the reliability is improved, which is beneficial from a risk-management pointof-view. The total investment over 20 years is approximately 30 % lower fora converter with SiC MOSFETs although the initial converter cost is 30 %higher.<br>Kiselkarbid (SiC) är ett bredbandgapsmaterial (WBG) som har flera fördelar,såsom högre maximal elektrisk fältstyrka, lägre ON-state resitans, högreswitch-hastighet och högre maximalt tillåten arbetstemperatur jämförtmed kisel (Si). I spänningsområdet 1,2-1,7 kV förutses att effekthalvledarkomponenteri SiC kommer att ersätta Si Insulated-gate bipolar transistorer(IGBT:er) i tillämpningar där hög verkningsgrad, hög arbetstemperatur ellervolymreduktioner eftersträvas. Förstahandsvalet är en SiC Metal-oxidesemiconductor field-effect transistor (MOSFET) som är spänningsstyrd ochnormally-OFF, egenskaper som möjliggör enkel implementering i konstruktionersom använder Si IGBTer.I detta arbete undersöks tillförlitligheten av SiC komponenter, specielltSiC MOSFET:en. Först undersöks möjligheten att parallellkoppla tvådiskretaSiC MOSFET:ar genom statiska och dynamiska prov. Parallellkopplingbefanns vara oproblematisk. Sedan undersöks drift av tröskelspänning ochbody-diodens framspänning genom långtidsprov. Ocksådessa tillförlitlighetsaspekterbefanns vara oproblematiska. Därefter undersöks kapslingens inverkanpåchip:et genom modellering av parasitiska induktanser hos en standardmoduloch inverkan av dessa induktanser pågate-oxiden. Modellen påvisaren obalans mellan de parasitiska induktanserna, något som kan varaproblematiskt för snabb switchning. Ett långtidstest av inverkan från fuktpåkant-termineringar för SiC-MOSFET:ar och SiC-Schottky-dioder i sammastandardmodul avslöjar tidiga tecken pådegradering för vissa moduler somvarit utomhus. Därefter undersöks kortslutningsbeteende för tre typer (bipolärtransistor,junction-field-effect transistor och MOSFET) av 1.2 kV effekthalvledarswitchargenom experiment och simuleringar. Behovet att stänga avkomponenten snabbt stöds av detaljerade elektrotermiska simuleringar för allatre komponenter. Konstruktionsriktlinjer för ett robust och snabbt kortslutningsskyddtas fram. För var och en av komponenterna byggs en drivkrets medkortslutningsskydd som valideras experimentellt. Möjligheten att konstrueradiodlösa omvandlare med SiC MOSFET:ar undersöks med fokus påstötströmmargenom body-dioden. Den upptäckta felmekanismen är ett oönskat tillslagav den parasitiska npn-transistorn. Slutligen utförs en livscykelanalys(LCCA) som avslöjar att introduktionen av SiC MOSFET:ar i existerandeIGBT-konstruktioner är ekonomiskt intressant. Den initiala investeringensparas in senare pågrund av en högre verkningsgrad. Dessutom förbättrastillförlitligheten, vilket är fördelaktigt ur ett riskhanteringsperspektiv. Dentotala investeringen över 20 år är ungefär 30 % lägre för en omvandlare medSiC MOSFET:ar även om initialkostnaden är 30 % högre.<br><p>QC 20170524</p>
49
Martinez, Marino Juan 1965. "The analysis of current-mirror MOSFETs for use in radiation environments." Thesis, The University of Arizona, 1988. http://hdl.handle.net/10150/276910.
Full textAbstract:
Experiments were conducted on current-mirror MOSFETs to examine their suitability for use in radiation environments. These devices, which allow low loss load current sensing (defined by a current-ratio n'), are an important element of many power integrated circuits (PICs). Total-dose testing demonstrated that the current ratio was virtually unaffected for many operating conditions. In all cases, changes were largest when sense resistance was largest and minimal when sense voltage was approximately equal to the load source's voltage. In addition, testing verified the feasibility of using sense-cell MOSFETs for applications which require radiation exposure. A constant-current op-amp circuit showed minimal current shifts, using proper circuit design, following total-dose exposure. Dose-rate testing showed the feasibility of using sense voltage to trigger g&d2; protection through drain-source voltage clamping, providing a relatively inexpensive alternative to voltage derating.
50
Palmer, Martin John. "Investigation of high mobility pseudomorphic SiGe p channels in Si MOSFETS at low and high electric fields." Thesis, University of Warwick, 2001. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.246761.
Full text