Academic literature on the topic 'Flyback converter'

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the lists of relevant articles, books, theses, conference reports, and other scholarly sources on the topic 'Flyback converter.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Dissertations / Theses on the topic "Flyback converter"

1

Mohd, Mukhtar Nurhakimah. "Efficiency Improvement Techniques for Isolated Flyback and Forward Bidirectional DC-DC Converters." Thesis, University of Sydney, 2020. https://hdl.handle.net/2123/23127.

Full text
Abstract:
The information age introduced myriad means for individuals and organisations to stay connected and feel informed. Among those means, email arose as one of the most successful and ubiquitous communication technologies to be enabled via internet access. Today it continues to grow in both the volume of traffic and users each year. We now know that this has resulted in an overabundance of information, which is proving difficult for people to mentally process and productively manage. This is known as “Information overload” and email’s part in this has been termed “email overload”. Among this surplus of communication, important time-related information (temporal information) can easily become buried. This makes information recognition and retrieval an issue and it can cause late appointments, incomplete tasks and missed deadlines, the result of which is increasing stress and cognitive burden. Email applications and related technologies struggle to provide their users with adequate means for identifying and managing temporal information, which arrives embedded within email messages. Despite the sequential nature of time and task obligations received in email messages, email applications offer little to no native support for organising temporal information. It is assumed that users will utilise calendar and task-list applications to manage their time instead. In this research we conducted seven mixed method studies ranging from interviews through to A/B testing to understand the obstacles and opportunities that exist in facilitating temporal information management in email. Among our findings, we observed that the reliance on calendaring was creating distraction, dissuasion and a flawed mental representation of time. We combined our initial results with our background readings to devise solutions to these problems. We tested these solutions by creating a series of increasing-fidelity prototypes that were evaluated by users. The results informed the recommendations we arrived at for improving temporal information awareness and management in email and similar technologies. As a result of conducting a prolonged research project utilising the Research Through Design (RTD) framework, we also contribute a synthesised model of the Design process that articulates lateral thinking by Designers. Finally we contribute a functional prototype that demonstrates the phenomenological advantage in applied research methodologies. In doing so we contribute further knowledge and offer practical recommendations for the Design of temporal information in User Interfaces. We also further discourse on the diverse mental faculties employed during an iterative Design process and the value of prototypes as a conduit for Design knowledge generation.
APA, Harvard, Vancouver, ISO, and other styles
2

Xi, Youhao. "Zero voltage switching flyback and forward converter topologies." Thesis, National Library of Canada = Bibliothèque nationale du Canada, 1997. http://www.collectionscanada.ca/obj/s4/f2/dsk2/ftp01/MQ40214.pdf.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Ahmad, Nisar. "Design and Implementation of a High Frequency Flyback Converter." Thesis, Mittuniversitetet, Avdelningen för elektronikkonstruktion, 2014. http://urn.kb.se/resolve?urn=urn:nbn:se:miun:diva-24598.

Full text
Abstract:
The power supply designers choose flyback topology due to its promising features of design simplicity, cost effectiveness and multiple outputs handling capability. The designed product based on flyback topology should be smaller in size, cost effective and energy efficient. Similarly, designers focus on reducing the circuit losses while operating at high frequencies that affect the converter efficiency and performance. Based on the above circumstances, an energy efficient open loop high frequency flyback converter is designed and operated in MHz frequency region using step down multilayer PCB planar transformer. The maximum efficiency of 84.75% is observed and maximum output power level reached is 22.8W. To overcome the switching losses, quasi-resonant soft switching technique is adopted and a high voltage CoolMOS power transistor is used.
APA, Harvard, Vancouver, ISO, and other styles
4

Tian, Feng. "Pulse Frequency Modulation ZCS Flyback Converter in Inverter Applications." Doctoral diss., University of Central Florida, 2009. http://digital.library.ucf.edu/cdm/ref/collection/ETD/id/4266.

Full text
Abstract:
Renewable energy source plays an important role in energy co-generation and distribution. A traditional solar-based inverter system has two stages cascaded, which has simpler controller but low efficiency. A new solar-based single-stage grid-connected inverter system can achieve higher efficiency by reducing the power semiconductor switching loss and output stable and synchronizing sinusoid current into the utility grid. In Chapter 1, the characteristic I-V and P-V curve of PV array has been illustrated. Based on prediction of the PV power capacity installed on the grid-connected and off-grid, the trends of grid-tied inverter for DG system have been analyzed. In Chapter 2, the topologies of single-phase grid-connect inverter system have been listed and compared. The key parameters of all these topologies are listed in a table in terms of topology, power decoupling, isolation, bi-directional/uni-directional, power rating, switching frequency, efficiency and input voltage. In Chapter 3, to reduce the capacitance of input filter, an active filter has been proposed, which will eliminate the 120/100Hz low frequency ripple from the PV array's output voltage completely. A feedforward controller is proposed to optimize the step response of PV array output voltage. A sample and hold also is used to provide the 120/100Hz low frequency decoupling between the controller of active filter and inverter stage. In Chapter 4, the single-stage inverter is proposed. Compared with conventional two-stage inverter, which has two high frequency switching stages cascaded, the single-stage inverter system increases the system efficiency by utilizing DC/DC converter to generate rectified sinusoid voltage. A transformer analysis is conducted for the single-stage inverter system, which proves the transformer has no low-frequency magnetic flux bias. To apply peak current mode control on single-stage inverter and get unified loop gain, adaptive slope compensation is also proposed for single-stage inverter. In Chapter 5, a digital controller for single-stage inverter is designed and optimized by the Matlab Control Toolbox. A Psim simulation verified the performance of the digital controller design. In Chapter 6, three bi-directional single-stage inverter topologies are proposed and compared. A conventional single-stage bi-directional inverter has certain shortcoming that cannot be overcome. A modular grid-connect micro-inverter system with dedicated reactive energy processing unit can overcome certain shortcoming and increase the system efficiency and reliability. A unique controller design is also proposed. In Chapter 7, a PFM ZCS flyback inverter system is invented. By using half-wave quasi-resonant ZCS flyback resonant converter and PFM control, this topology completely eliminates switching loss. A detailed mathematical analysis provides all the key parameters for the inverter design. As the inductance of transformer secondary side get smaller, the power stage transfer function of PFM ZCS flyback inverter system demonstrates nonlinearity. An optimized PFM ZCS flyback DC/DC converter design resolves this issue by introducing a MOSFET on the secondary side of transformer. In Chapter 8, experimental results of uni-direcitonal single-stage inverter with grid-connection, bi-directional single-stage inverter and single-stage PFM ZCS flyback inverter have been provided. Conclusions are given in Chapter 9.<br>Ph.D.<br>School of Electrical Engineering and Computer Science<br>Engineering and Computer Science<br>Electrical Engineering PhD
APA, Harvard, Vancouver, ISO, and other styles
5

Leung, Hong Man. "SPICE simulation and modeling of DC-DC flyback converter." Thesis, Massachusetts Institute of Technology, 1995. http://hdl.handle.net/1721.1/36643.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Zhang, Zhemin. "High-frequency Quasi-square-wave Flyback Regulator." Diss., Virginia Tech, 2016. http://hdl.handle.net/10919/77434.

Full text
Abstract:
Motivated by the recent commercialization of gallium-nitride (GaN) switches, an effort was initiated to determine whether it was feasible to switch the flyback converter at 5 MHz in order to improve the power density of this versatile isolated topology. Soft switching techniques have to be utilized to eliminate the switching loss to maintain high efficiency at multi-megahertz. Compared to the traditional modeling of zero-voltage-switching quasi-square-wave converters, a numerical methodology of parameters design is proposed based on the steady-state model of zero-voltage switching quasi-square-wave flyback converter. The magnetizing inductance is selected to guarantee zero-voltage switching for the entire input and load range with the trade-off design for conduction loss and turn-off loss. A design methodology is introduced to select a minimum core volume for an inductor or coupled inductors experiencing appreciable core loss. The geometric constant Kgac = MLT/(Ac2WA) is shown to be a power function of the core volume Ve, where Ac is the effective core area, WA is the area of the winding window, and MLT is the mean length per turn for commercial toroidal, ER, and PQ cores, permitting the total loss to be expressed as a direct function of the core volume. The inductor is designed to meet specific loss or thermal constraints. An iterative procedure is described in which two- or three-dimensional proximity effects are first neglected and then subsequently incorporated via finite-element simulation. Interleaved and non-interleaved planar PCB winding structures were also evaluated to minimize leakage inductance, self-capacitance and winding loss. The analysis on the trade-off between magnetic size, frequency, loss and temperature indicated the potential for a higher density flyback converter. A small-signal equivalent circuit of QSW converter was proposed to design the control loop and to understand the small-signal behavior. By adding a simple damping resistor on the traditional small-signal CCM model, it can predict the pole splitting phenomenon observed in QSW converter. With the analytical expressions of the transfer functions of QSW converters, the impact of key parameters including magnetizing inductance, dead time, input voltage and output power on the small-signal behavior can be analyzed. The closed-loop bandwidth can be pushed much higher with this modified model, and the transient performance is significantly improved. With the traditional fix dead-time control, a large amount of loss during dead time occurred, especially for the eGaN FETs with high reverse voltage drop. An adaptive dead time control scheme was implemented with simple combinational logic circuitries to adjust the turn on time of the power switches. A variable deadtime control was proposed to further improve the performance of adaptive dead-time control with simplified sensing circuit, and the extra conduction loss caused by propagation delay in adaptive dead-time control can be minimized at multi-megahertz frequency.<br>Ph. D.
APA, Harvard, Vancouver, ISO, and other styles
7

Chiang, Cheng-Chung, and 江成忠. "Flyback Converter with Synchronous Rectification." Thesis, 2006. http://ndltd.ncl.edu.tw/handle/23263717278325510167.

Full text
Abstract:
碩士<br>中原大學<br>電機工程研究所<br>94<br>Abstract The Flyback converter topology is widely used for commercial low power applications. Its great attraction is that it has no secondary output inductors. The consequent savings in cost and volume is a significant advantage. However, a lot of the power losses are concentrated in secondary diode rectifiers, and primary switches. Research efforts should therefore be focused on the development of relatively simple topologies that can reduce these losses. In this thesis, a Flyback converter with synchronous rectification output is presented for low output voltage and high output current applications. The power losses in the secondary rectification stage and the primary switches can be significantly reduced. The presented architecture exhibits extreme simplicity and lower cost while providing high power density. The detailed operating principles and design criteria for the presented converter are described. Experimental results for a laboratory prototype are shown to verify the feasibility. Keywords:Active Clamp, Flyback Converter, Synchronous Rectification, Power Density
APA, Harvard, Vancouver, ISO, and other styles
8

Yeh, Yung-Sheng, and 葉永盛. "Analysis and Implementation of Single Stage Parallel Boost-Flyback-Flyback Converter." Thesis, 2010. http://ndltd.ncl.edu.tw/handle/15638364135657152615.

Full text
Abstract:
碩士<br>國立交通大學<br>電機學院碩士在職專班電機與控制組<br>98<br>This paper proposes a single-stage boost-flyback-flyback parallel AC/DC converter with single-switch-two-output boost-flyback converter theory. One is the boost-flyback semi-stage that improves power factor and other one is flyback semi-stage that improves the regulation performance and increase efficiency. The proposed converter includes three operation modes- continuous current mode, boundary mode and discontinuous current mode. Various modes would result in various effect on efficiency and power factor under various input voltages and various output loads. The calculation result from MATHCAD and the experimental results demonstrate that the proposed boost-flyback-flyback converter yields higher efficiency and higher power factor than traditional flyback converter.
APA, Harvard, Vancouver, ISO, and other styles
9

Lin, Shu Shi, and 林學世. "A Primary Side Control Flyback Converter." Thesis, 2004. http://ndltd.ncl.edu.tw/handle/83018840086236415065.

Full text
Abstract:
碩士<br>國立臺灣大學<br>電子工程學研究所<br>85<br>Flyback converter has been widely used for low power aplications due to its simple structure and low cost. In conventional flyback converter, opto-coupler and TL431 are used in feedback circuit to achieve electrical isolation. However, it not only increases cost but also adds board size and power consumption. The primary side control flyback converter senses the voltage of auxiliary winding to accomplish output voltage regulation. Because the auxiliary winding and PWM control IC are both in the primary side, the use of expensive components is avoided. Therefore primary side control can improve cost reduction, efficiency improvement and size shrinkage of the flyback converter.
APA, Harvard, Vancouver, ISO, and other styles
10

Shih, Li-Wei, and 施立緯. "Flyback Converter with Current Ripple Reduction." Thesis, 2015. http://ndltd.ncl.edu.tw/handle/47er9a.

Full text
Abstract:
碩士<br>國立臺灣科技大學<br>電機工程系<br>103<br>Employing Power over Ethernet (PoE) technology, power devices (PDs), such as VoIP, security cameras and wireless LAN system node are thus powered over the cable without connecting to an AC source. Therefore, system reliability is increased and a DC-DC converter is built in the power device. Currently, flyback converter with RCD clamped topology is the most commonly used in power device due to it’s simple and low cost for PoE applications. To investigate the pros and cons, a thorough discussion will be provided in the chapter 2. However, it suffers from the power dissipations in the RCD network. It occupies precious space and degrades the power efficiency. To improve the efficiency, a lossless passive snubber circuit is used instead and a flyback converter with current ripple reduction (FYRR) topology for the PoE applications is proposed in this thesis. In addition to saving the RCD loss, it also has an input current ripple reduction function by utilizing the clamp capacitor and the leakage inductance of the transformer as an embedded notch filter. Consequently, the EMI noise level can be attenuated with smaller EMI filter components to meet the EMI regulation. In addition to the descriptions of the operation principle, theoretical analysis, and design considerations, two hardware circuits, the flyback with RCD snubber and the FYRR, with 250 kHz, 44-57V input and 12V/24W output specifications are built and tested.
APA, Harvard, Vancouver, ISO, and other styles
More sources
We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!