To see the other types of publications on this topic, follow the link: Folded cascode.

Journal articles on the topic 'Folded cascode'

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the top 50 journal articles for your research on the topic 'Folded cascode.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Browse journal articles on a wide variety of disciplines and organise your bibliography correctly.

1

Song, Ming Xin, Yue Li, and Meng Meng Xu. "Design of High Gain CMOS Folded Cascode Operational Amplifier." Applied Mechanics and Materials 389 (August 2013): 573–78. http://dx.doi.org/10.4028/www.scientific.net/amm.389.573.

Full text
Abstract:
A high-gain folded cascode operational amplifier is presented. Structure of folded cascode operational amplifier and manual calculations are discussed in detail. Folded cascode structure for the input stage is adopted. Folded cascode structure can increase the gain and the value of PSRR. Folded cascode structure can also allow self-compensation at the output. The operational amplifier is designed in 0.35μm CMOS process with 5V power supply. The operational amplifier has high-gain and work steadily. The results of SPICE simulations are shown that the operational amplifier achieved dc gain of 11
APA, Harvard, Vancouver, ISO, and other styles
2

Assaad, Rida S., and Jose Silva-Martinez. "The Recycling Folded Cascode: A General Enhancement of the Folded Cascode Amplifier." IEEE Journal of Solid-State Circuits 44, no. 9 (2009): 2535–42. http://dx.doi.org/10.1109/jssc.2009.2024819.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Kundra, Swati. "Low Power Folded Cascode OTA." International Journal of VLSI Design & Communication Systems 3, no. 1 (2012): 127–36. http://dx.doi.org/10.5121/vlsic.2012.3111.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Sarin, Mythry, A.Gayathri, Farheen Saieemah, N.Jeenath, M.Sowmya, and P.Sahith. "Design of Low Power Operational Transconductance Amplifier for Biomedical Applications." International Journal of Applied Control, Electrical and Electronics Engineering (IJACEEE) 3, no. 2 (2020): 15–21. https://doi.org/10.5281/zenodo.3975519.

Full text
Abstract:
This paper presents the design of folded cascode operational transconductance amplifier (OTA). This design has been implemented in 0.18um CMOS Technology using Cadence. Spectre simulation shows that the OTA has flat gain of 47dB from 1Hz to 100 KHz frequency, indicating stability of OTA, noise ranges as 22.49769nV/ at 10Hz to 66.89128fV/ at 1MHz and average power as 0.770mW. In this paper, we will be studying the design concepts, analysis of operational transconductance amplifier which is used for recording the bio signals. This paper plays a key role in real time applications for equipment de
APA, Harvard, Vancouver, ISO, and other styles
5

Assaad, Rida, and Jose Silva-Martinez. "Recent Advances on the Design of High-Gain Wideband Operational Transconductance Amplifiers." VLSI Design 2009 (July 28, 2009): 1–11. http://dx.doi.org/10.1155/2009/323595.

Full text
Abstract:
Feed-forward techniques are explored for the design of high-frequency Operational Transconductance Amplifiers (OTAs). For single-stage amplifiers, a recycling folded-cascode OTA presents twice the GBW (197.2 MHz versus 106.3 MHz) and more than twice the slew rate (231.1 V/s versus 99.3 V/s) as a conventional folded cascode OTA for the same load, power consumption, and transistor dimensions. It is demonstrated that the efficiency of the recycling folded-cascode is equivalent to that of a telescopic OTA. As for multistage amplifiers, a No-Capacitor Feed-Forward (NCFF) compensation scheme which u
APA, Harvard, Vancouver, ISO, and other styles
6

Rashtian, Mohammad. "Adaptive double recycling folded cascode amplifier." Analog Integrated Circuits and Signal Processing 110, no. 1 (2021): 165–74. http://dx.doi.org/10.1007/s10470-021-01971-3.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Dan, Song, and Zhang Xiaolin. "Low-voltage CMOS Folded-cascode Mixer." Chinese Journal of Aeronautics 23, no. 2 (2010): 198–203. http://dx.doi.org/10.1016/s1000-9361(09)60205-3.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Anvekar, Shreya, A. D. Anusha, Goutam Giriraddi, Bhargav Hegde, and Sujata Kotabagi. "Single Stage Folded-Cascode Operational Amplifier." International Journal of Microsystems and IoT 2, no. 4 (2024): 745–52. https://doi.org/10.5281/zenodo.11654752.

Full text
Abstract:
This paper mainly concentrates on designing a single-stage folded cascode op-amp with UMC 180nm technology. The amplifier operates seamlessly within the confines of a 1.8V power supply, shows a DC gain of 55dB, a phase margin of 66.87 degrees, and the amplifier’s bandwidth is reported at 222kHz (-3dB) for a 1pF load. It works with ICMR range from 1.6V-0.8V. The proposed structure yields medium gain and wide output swing ranging from 300mV to 1.4V.
APA, Harvard, Vancouver, ISO, and other styles
9

Yosefi, Ghader. "The high recycling folded cascode (HRFC): A general enhancement of the recycling folded cascode operational amplifier." Microelectronics Journal 89 (July 2019): 70–90. http://dx.doi.org/10.1016/j.mejo.2019.04.016.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Choi, Gyuri, Hyunwoo Heo, Donggeun You, et al. "A Low-Power, Low-Noise, Resistive-Bridge Microsensor Readout Circuit with Chopper-Stabilized Recycling Folded Cascode Instrumentation Amplifier." Applied Sciences 11, no. 17 (2021): 7982. http://dx.doi.org/10.3390/app11177982.

Full text
Abstract:
In this paper, a low-power and low-noise readout circuit for resistive-bridge microsensors is presented. The chopper-stabilized, recycling folded cascode current-feedback instrumentation amplifier (IA) is proposed to achieve the low-power, low-noise, and high-input impedance. The chopper-stabilized, recycling folded cascode topology (with a Monticelli-style, class-AB output stage) can enhance the overall noise characteristic, gain, and slew rate. The readout circuit consists of a chopper-stabilized, recycling folded cascode IA, low-pass filter (LPF), ADC driving buffer, and 12-bit successive-a
APA, Harvard, Vancouver, ISO, and other styles
11

Meysam, Akbari, Biabanifard Sadegh, and Asadi Shahroz. "INPUT REFERRED NOISE REDUCTION TECHNIQUE FOR TRANSCONDUCTANCE AMPLIFIERS." Electrical & Computer Engineering: An International Journal (ECIJ) 4, no. 4 (2015): 11–22. https://doi.org/10.5281/zenodo.3611042.

Full text
Abstract:
In this paper, a useful procedure to design folded cascode (FC) and recycling folded cascode (RFC) OTAs is presented. The proposed procedure is based on a simplified equation of input voltage noise in strong and weak inversion regions. The presented method considerably decreases the input referred noise of amplifiers in weak, moderate and strong inversion. The proposed amplifiers were simulated in 0.18µm CMOS technology, achieving 36% and 25% reduction of input voltage noise @ 1Hz in strong and weak inversion, respectively, compared to the conventional FC, without increasing power consum
APA, Harvard, Vancouver, ISO, and other styles
12

Garde, M. Pilar, Antonio Lopez-Martin, Ramon Gonzalez Carvajal, and Jaime Ramirez-Angulo. "Super Class-AB Recycling Folded Cascode OTA." IEEE Journal of Solid-State Circuits 53, no. 9 (2018): 2614–23. http://dx.doi.org/10.1109/jssc.2018.2844371.

Full text
APA, Harvard, Vancouver, ISO, and other styles
13

Li, Xiang, Qi Wei, Bin Zhou, Zhiyong Chen, and Rong Zhang. "Data-driven complementary recycling folded cascode OTA." Journal of Physics: Conference Series 1074 (September 2018): 012083. http://dx.doi.org/10.1088/1742-6596/1074/1/012083.

Full text
APA, Harvard, Vancouver, ISO, and other styles
14

Espinosa-Flores-Verdad, G., and R. Salinas-Cruz. "Symmetrically compensated fully differential folded-cascode OTA." Electronics Letters 35, no. 19 (1999): 1603. http://dx.doi.org/10.1049/el:19991125.

Full text
APA, Harvard, Vancouver, ISO, and other styles
15

Yan, Zushu, Pui-In Mak, and R. P. Martins. "Double recycling technique for folded-cascode OTA." Analog Integrated Circuits and Signal Processing 71, no. 1 (2011): 137–41. http://dx.doi.org/10.1007/s10470-011-9762-y.

Full text
APA, Harvard, Vancouver, ISO, and other styles
16

Rezaei, Ilghar, Ali Soldoozy, Masoud Soltani Zanjani, and Toktam Aghaee. "Recycling folded cascode two-stage CMOS amplifier." Memories - Materials, Devices, Circuits and Systems 6 (December 2023): 100093. http://dx.doi.org/10.1016/j.memori.2023.100093.

Full text
APA, Harvard, Vancouver, ISO, and other styles
17

Kanthi, T., and D. Sharath Babu Rao. "Design And Analysis Of CMOS Low Noise Amplifier Circuit For 5-GHz Cascode and Folded Cascode In 180nm Technology." International Journal of Reconfigurable and Embedded Systems (IJRES) 7, no. 3 (2018): 143. http://dx.doi.org/10.11591/ijres.v7.i3.pp143-150.

Full text
Abstract:
This paper is about Low noise amplifier topologies based on 0.18µm CMOS technology. A common source stage with inductive degeneration, cascode stage and folded cascode stage is designed, simulated and the performance has been analyzed. The LNA’s are designed in 5GHz. The LNA of cascode stage of noise figure (NF) 2.044dB and power gain 4.347 is achieved. The simulations are done in cadence virtuoso spectre RF.
APA, Harvard, Vancouver, ISO, and other styles
18

Kanthi, T., and D. Sharath Babu Rao. "Design And Analysis Of CMOS Low Noise Amplifier Circuit For 5-GHz Cascode and Folded Cascode In 180nm Technology." International Journal of Reconfigurable and Embedded Systems (IJRES) 7, no. 3 (2018): 149. http://dx.doi.org/10.11591/ijres.v7.i3.pp149-156.

Full text
Abstract:
This paper is about Low noise amplifier topologies based on 0.18µm CMOS technology. A common source stage with inductive degeneration, cascode stage and folded cascode stage is designed, simulated and the performance has been analyzed. The LNA’s are designed in 5GHz. The LNA of cascode stage of noise figure (NF) 2.044dB and power gain 4.347 is achieved. The simulations are done in cadence virtuoso spectre RF.
APA, Harvard, Vancouver, ISO, and other styles
19

Canel, Marc. "Enhancing Esign Flexibility." New Electronics 51, no. 20 (2019): 20–21. http://dx.doi.org/10.12968/s0047-9624(22)61480-9.

Full text
APA, Harvard, Vancouver, ISO, and other styles
20

T., Kanthi, Sharath D., and Rao Babu. "Design and Analysis of CMOS Low Noise Amplifier Circuit for 5-ghz Cascode and Folded Cascode in 180nm Technology." International Journal of Reconfigurable and Embedded Systems 7, no. 3 (2018): 149–56. https://doi.org/10.11591/ijres.v7.i3.pp149-156.

Full text
Abstract:
This paper is about Low noise amplifier topologies based on 0.18µm CMOS technology. A common source stage with inductive degeneration, cascode stage and folded cascode stage is designed, simulated and the performance has been analyzed. The LNA’s are designed in 5GHz. The LNA of cascode stage of noise figure (NF) 2.044dB and power gain 4.347 is achieved. The simulations are done in cadence virtuoso spectre RF.
APA, Harvard, Vancouver, ISO, and other styles
21

Akbari, Meysam, and Omid Hashemipour. "High Gain and High CMRR Two-Stage Folded Cascode OTA with Nested Miller Compensation." Journal of Circuits, Systems and Computers 24, no. 04 (2015): 1550057. http://dx.doi.org/10.1142/s0218126615500577.

Full text
Abstract:
By using Gm-C compensation (GCC) technique, a two-stage recycling folded cascode (FC) operational transconductance amplifier (OTA) is designed. The proposed configuration consists of recycling structure, positive feedback and feed-forward compensation path. In comparison with the typical folded cascode CMOS Miller amplifier, this design has higher DC gain, unity-gain frequency (UGF), slew rate and common mode rejection ratio (CMRR). The presented OTA is simulated in 0.18-μm CMOS technology and the simulation results confirm the theoretical analyses. Finally, the proposed amplifier has a 111 dB
APA, Harvard, Vancouver, ISO, and other styles
22

Yavari, Mohammad. "A new class AB folded-cascode operational amplifier." IEICE Electronics Express 6, no. 7 (2009): 395–402. http://dx.doi.org/10.1587/elex.6.395.

Full text
APA, Harvard, Vancouver, ISO, and other styles
23

Rezaei, M., E. Zhian-Tabasy, and S. J. Ashtiani. "Slew rate enhancement method for folded-cascode amplifiers." Electronics Letters 44, no. 21 (2008): 1226. http://dx.doi.org/10.1049/el:20082200.

Full text
APA, Harvard, Vancouver, ISO, and other styles
24

Mandal, Pradip, and V. Visvanathan. "Self-biasing of folded cascode CMOS op-amps." International Journal of Electronics 87, no. 7 (2000): 795–808. http://dx.doi.org/10.1080/00207210050028733.

Full text
APA, Harvard, Vancouver, ISO, and other styles
25

Nakamura, K., and L. R. Carley. "An enhanced fully differential folded-cascode op amp." IEEE Journal of Solid-State Circuits 27, no. 4 (1992): 563–68. http://dx.doi.org/10.1109/4.126544.

Full text
APA, Harvard, Vancouver, ISO, and other styles
26

Koonapalli, Harish, and V. N. Ramakrishnan. "Design of Radiation Hardened Complementary Folded Cascode Amplifier." Materials Today: Proceedings 24 (2020): 1766–76. http://dx.doi.org/10.1016/j.matpr.2020.03.601.

Full text
APA, Harvard, Vancouver, ISO, and other styles
27

Zhao, Xiao, Huajun Fang, and Jun Xu. "A power-efficient improved recycling folded cascode amplifier." International Journal of Electronics 100, no. 12 (2013): 1660–66. http://dx.doi.org/10.1080/00207217.2012.752040.

Full text
APA, Harvard, Vancouver, ISO, and other styles
28

Raman, J., P. Rombouts, and L. Weyten. "Folded-cascode amplifier with efficient feedforward gain-boosting." Electronics Letters 46, no. 21 (2010): 1425. http://dx.doi.org/10.1049/el.2010.2543.

Full text
APA, Harvard, Vancouver, ISO, and other styles
29

Greer, N. P. J., and P. B. Denyer. "New folded cascode transconductor for bandpass ladder filters." IEE Proceedings G Circuits, Devices and Systems 138, no. 5 (1991): 551. http://dx.doi.org/10.1049/ip-g-2.1991.0090.

Full text
APA, Harvard, Vancouver, ISO, and other styles
30

Lv, Xiaolong, Xiao Zhao, Yongqing Wang, and Boran Wen. "An improved non-linear current recycling folded cascode OTA with cascode self-biasing." AEU - International Journal of Electronics and Communications 101 (March 2019): 182–91. http://dx.doi.org/10.1016/j.aeue.2019.01.023.

Full text
APA, Harvard, Vancouver, ISO, and other styles
31

Kartheek, Palagiri. "Implementation of Modified folded Cascode OTA in Different Biasings Voltages." Journal of University of Shanghai for Science and Technology 24, no. 03 (2022): 135–39. http://dx.doi.org/10.51201/jusst/22/0164.

Full text
Abstract:
This paper presents an optimized methodology to modified folded Cascode operational trans conductance amplifier (OTA) design. The design is done in different regions of operation, weak inversion, strong inversion and moderate inversion using the gm/ID methodology in order to optimize MOS transistor sizing. This new family of OTA designs is suitable for biomedical and healthcare circuits and systems, due to the high energy-efficiency, improved gain and low level of noise contribution, when compared to the stateof- the-art in this field. In this paper, two fully-differential implementations are
APA, Harvard, Vancouver, ISO, and other styles
32

Yavari, Mohammad, and Omid Shoaei. "A novel fully-differential class AB folded-cascode OTA." IEICE Electronics Express 1, no. 13 (2004): 358–62. http://dx.doi.org/10.1587/elex.1.358.

Full text
APA, Harvard, Vancouver, ISO, and other styles
33

Nagulapalli, R., K. Hayatleh, S. Barker, et al. "A Start-up Assisted Fully Differential Folded Cascode Opamp." Journal of Circuits, Systems and Computers 28, no. 10 (2019): 1950164. http://dx.doi.org/10.1142/s0218126619501640.

Full text
Abstract:
This paper explains the hidden positive feedback in a two-stage fully differential amplifier through external feedback resistors and possible DC latch-up during the amplifier start-up. The biasing current selection among the cascade branches has been explained intuitively, with reference to previous literature. To avoid the latch-up problem, irrespective of the transistor bias currents, a novel hysteresis-based start-up circuit is proposed. An 87[Formula: see text]dB, 250[Formula: see text]MHz unity gain bandwidth amplifier has been developed in 65[Formula: see text]nm CMOS Technology and post
APA, Harvard, Vancouver, ISO, and other styles
34

Vallee, R. E., and E. I. El-Masry. "A very high-frequency CMOS complementary folded cascode amplifier." IEEE Journal of Solid-State Circuits 29, no. 2 (1994): 130–33. http://dx.doi.org/10.1109/4.272117.

Full text
APA, Harvard, Vancouver, ISO, and other styles
35

Lv, Xiaolong, Xiao Zhao, Yongqing Wang, and Dawei Jia. "Super class AB-AB bulk-driven folded cascode OTA." Integration 63 (September 2018): 196–203. http://dx.doi.org/10.1016/j.vlsi.2018.07.009.

Full text
APA, Harvard, Vancouver, ISO, and other styles
36

Zhao, Xiao, Huajun Fang, and Jun Xu. "Phase-margin enhancement technique for recycling folded cascode amplifier." Analog Integrated Circuits and Signal Processing 74, no. 2 (2012): 479–83. http://dx.doi.org/10.1007/s10470-012-0011-9.

Full text
APA, Harvard, Vancouver, ISO, and other styles
37

Zhao, Xiao, Huajun Fang, and Jun Xu. "A transconductance enhanced recycling structure for folded cascode amplifier." Analog Integrated Circuits and Signal Processing 72, no. 1 (2012): 259–63. http://dx.doi.org/10.1007/s10470-012-9843-6.

Full text
APA, Harvard, Vancouver, ISO, and other styles
38

Vasudeva, G., and Mandar Jatkar. "Design of High Performance Operational Transconductance Amplifier." ACS Journal for Science and Engineering 3, no. 2 (2023): 21–30. http://dx.doi.org/10.34293/acsjse.v3i2.81.

Full text
Abstract:
Designing high-performance analog circuits is becoming increasingly challenging with the persistent trend toward reduced supply voltages. The main bottleneck in an analog circuit is the operational amplifier. At large supply voltages, there is a trade off among speed, power, and gain, amongs to ther performance parameters. Often these parameters present contradictory choices for the op-amp architecture. At reduced supply voltages, output swing becomes yet another performance metric to be considered when designing the opamp. Of the several architecture folded cascode OTA is used in which all th
APA, Harvard, Vancouver, ISO, and other styles
39

Su, C., B. J. Blalock, S. K. Islam, L. Zuo та L. M. Tolbert. "A High-Temperature Folded-Cascode Operational Transconductance Amplifier in 0.8-μm BCD-on-SOI". Additional Conferences (Device Packaging, HiTEC, HiTEN, and CICMT) 2010, HITEC (2010): 000083–88. http://dx.doi.org/10.4071/hitec-csu-ta26.

Full text
Abstract:
The rapid growth of the hybrid electric vehicles (HEVs) has been driving the demand of high temperature automotive electronics target for the engine compartment, power train, and brakes where the ambient temperature normally exceeds 150°C. An operational transconductance amplifier (OTA) is an essential building block of various analog circuits such as data converters, instrumentation systems, linear regulators, etc. This work presents a high temperature folded cascode operational transconductance amplifier designed and fabricated in a commercially available 0.8-μm BCD-on-SOI process. SOI proce
APA, Harvard, Vancouver, ISO, and other styles
40

Bendre, Varsha S., A. K. Kureshi, and Saurabh Waykole. "Design of Analog Signal Processing Applications Using Carbon Nanotube Field Effect Transistor-Based Low-Power Folded Cascode Operational Amplifier." Journal of Nanotechnology 2018 (December 4, 2018): 1–15. http://dx.doi.org/10.1155/2018/2301421.

Full text
Abstract:
Carbon nanotube (CNT) is one of the embryonic technologies within recent inventions towards miniaturization of semiconductor devices and is gaining much attention due to very high throughput and very extensive series of applications in various analog/mixed signal applications of today’s high-speed era. The carbon nanotube field effect transistors (CNFETs) have been reconnoitred as the stimulating aspirant for the future generations of integrated circuit (IC) devices. CNFETs are being widely deliberated as probable replacement to silicon MOSFETs also. In this paper, different analog signal proc
APA, Harvard, Vancouver, ISO, and other styles
41

Sharma, Sanjeev, Pawandeep Kaur, and Tapsi Singh. "Design and Analysis of Gain Boosted Recycling Folded Cascode OTA." International Journal of Computer Applications 76, no. 7 (2013): 8–13. http://dx.doi.org/10.5120/13257-0735.

Full text
APA, Harvard, Vancouver, ISO, and other styles
42

Kargaran, Ehsan, Yasser Mafinejad, Khalil Mafinezhad, and Hooman Nabovati. "A new gm-boosting current reuse CMOS folded cascode LNA." IEICE Electronics Express 10, no. 24 (2013): 20130264. http://dx.doi.org/10.1587/elex.10.20130264.

Full text
APA, Harvard, Vancouver, ISO, and other styles
43

Wang, Zhe Fei, Yi Jiang Cao, and Ju Meng Feng. "A Design of High Performance CMOS Folded Cascode Operational Amplifier." Advanced Materials Research 981 (July 2014): 31–35. http://dx.doi.org/10.4028/www.scientific.net/amr.981.31.

Full text
Abstract:
This paper describes a kind of folded cascode amplifier, which not only has high gain, large output swing characteristics, and its outputs can be self-compensation, it has a strong suppression capability with voltage noise. Based on a 0.5μm CMOS process uses two operational amplifiers. Through software emulation corrected the error which was caused by theoretical calculation. Has good performance in gain, noise, swing, phase margin, common mode rejection ratio and other parameters.
APA, Harvard, Vancouver, ISO, and other styles
44

Assaad, R., and J. Silva-Martinez. "Enhancing general performance of folded cascode amplifier by recycling current." Electronics Letters 43, no. 23 (2007): 1243. http://dx.doi.org/10.1049/el:20072031.

Full text
APA, Harvard, Vancouver, ISO, and other styles
45

Chan, P. K., L. S. Ng, L. Siek, and K. T. Lau. "Designing CMOS folded-cascode operational amplifier with flicker noise minimisation." Microelectronics Journal 32, no. 1 (2001): 69–73. http://dx.doi.org/10.1016/s0026-2692(00)00105-1.

Full text
APA, Harvard, Vancouver, ISO, and other styles
46

Li, Yilei, Kefeng Han, Na Yan, Xi Tan, and Hao Min. "Analysis and implementation of an improved recycling folded cascode amplifier." Journal of Semiconductors 33, no. 2 (2012): 025002. http://dx.doi.org/10.1088/1674-4926/33/2/025002.

Full text
APA, Harvard, Vancouver, ISO, and other styles
47

Khemchandani, Sunil L., Dailos Ramos-Valido, Hugo García-Vázquez, Ruben Pulido-Medina, and Javier del Pino. "A low voltage folded cascode LNA for ultra-wideband applications." Microwave and Optical Technology Letters 52, no. 11 (2010): 2495–500. http://dx.doi.org/10.1002/mop.25530.

Full text
APA, Harvard, Vancouver, ISO, and other styles
48

Yao, Peiyuan. "A High-Performance CMOS Operational Amplifier Design." Applied and Computational Engineering 147, no. 1 (2025): 197–202. https://doi.org/10.54254/2755-2721/2025.22724.

Full text
Abstract:
This paper presents the design of a high-performance two-stage folded cascode operational amplifier based on the TSMC 180nm CMOS process. The input stage adopts a folded cascode structure, which not only achieves a high DC gain but also enhances the suppression of common-mode noise. The output stage uses a common-source structure to ensure the output swing. To ensure the stability of the operational amplifier, a Miller capacitor is used to compensate the output stage amplifier, ensuring sufficient phase margin. The design and simulation of the circuit were completed using Cadence software. Sim
APA, Harvard, Vancouver, ISO, and other styles
49

Khade, Amitkumar S., Sandeep Musale, Ravikant Suryawanshi, and Vibha Vyas. "A DTMOS-based power efficient recycling folded cascode operational transconductance amplifier." Analog Integrated Circuits and Signal Processing 107, no. 1 (2021): 227–38. http://dx.doi.org/10.1007/s10470-021-01809-y.

Full text
APA, Harvard, Vancouver, ISO, and other styles
50

Kaur, Jasbir, and Neha Shukla. "Analysis of Two Stage Folded Cascode Operational Amplifier in 90nm Technology." IJIREEICE 5, no. 6 (2017): 149–56. http://dx.doi.org/10.17148/ijireeice.2017.5626.

Full text
APA, Harvard, Vancouver, ISO, and other styles
We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!