Relevant bibliographies by topics / Microcontroller with ARM architecture

Contents

  1. Journal articles
  2. Dissertations / Theses
  3. Books
  4. Book chapters
  5. Conference papers
  6. Reports

Academic literature on the topic 'Microcontroller with ARM architecture'

Author: Grafiati
Published: 4 June 2021
Last updated: 19 February 2022

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the lists of relevant articles, books, theses, conference reports, and other scholarly sources on the topic 'Microcontroller with ARM architecture.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Journal articles on the topic "Microcontroller with ARM architecture"

1

Kabuka, M. R., P. N. Glaskowsky, and J. Miranda. "Microcontroller-based architecture for control of a six joint robot arm." IEEE Transactions on Industrial Electronics 35, no. 2 (May 1988): 217–21. http://dx.doi.org/10.1109/41.192652.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Seo, Hwajeong, Hyunjun Kim, Kyoungbae Jang, Hyeokdong Kwon, Minjoo Sim, Gyeongju Song, and Siwoo Uhm. "Compact Implementation of ARIA on 16-Bit MSP430 and 32-Bit ARM Cortex-M3 Microcontrollers." Electronics 10, no. 8 (April 11, 2021): 908. http://dx.doi.org/10.3390/electronics10080908.

Full text
Abstract:
In this paper, we propose the first ARIA block cipher on both MSP430 and Advanced RISC Machines (ARM) microcontrollers. To achieve the optimized ARIA implementation on target embedded processors, core operations of ARIA, such as substitute and diffusion layers, are carefully re-designed for both MSP430 (Texas Instruments, Dallas, TX, USA) and ARM Cortex-M3 microcontrollers (STMicroelectronics, Geneva, Switzerland). In particular, two bytes of input data in ARIA block cipher are concatenated to re-construct the 16-bit wise word. The 16-bit word-wise operation is executed at once with the 16-bit instruction to improve the performance for the 16-bit MSP430 microcontroller. This approach also optimizes the number of required registers, memory accesses, and operations to half numbers rather than 8-bit word wise implementations. For the ARM Cortex-M3 microcontroller, the 8×32 look-up table based ARIA block cipher implementation is further optimized with the novel memory access. The memory access is finely scheduled to fully utilize the 3-stage pipeline architecture of ARM Cortex-M3 microcontrollers. Furthermore, the counter (CTR) mode of operation is more optimized through pre-computation techniques than the electronic code book (ECB) mode of operation. Finally, proposed ARIA implementations on both low-end target microcontrollers (MSP430 and ARM Cortex-M3) achieved (209 and 96 for 128-bit security level, respectively), (241 and 111 for 192-bit security level, respectively), and (274 and 126 for 256-bit security level, respectively). Compared with previous works, the running timing on low-end target microcontrollers (MSP430 and ARM Cortex-M3) is improved by (92.20% and 10.09% for 128-bit security level, respectively), (92.26% and 10.87% for 192-bit security level, respectively), and (92.28% and 10.62% for 256-bit security level, respectively). The proposed ARIA–CTR implementation improved the performance by 6.6% and 4.0% compared to the proposed ARIA–ECB implementations for MSP430 and ARM Cortex-M3 microcontrollers, respectively.
APA, Harvard, Vancouver, ISO, and other styles
3

Zhu, Jin, Dan Dan Yan, and Jie Zhang. "Design of Intelligent Mouse Based on ARM." Applied Mechanics and Materials 427-429 (September 2013): 876–79. http://dx.doi.org/10.4028/www.scientific.net/amm.427-429.876.

Full text
Abstract:
Intelligent Mouse is a micro-robot with special wisdom and it is a typical electro-mechanical integration system. This document has detailedly described the facture of mechanical structure, circuit design, software algorithm and other hardware system configurations. For the hardware, the control center of this mouse has used LM3S615 microcontroller which is based on the ARM® CortexTM-M3 v7M architecture developed by Luminary. This document also introduced that, the left/right-hand searching of the mouse, mapping, and calculation of the shortest path.
APA, Harvard, Vancouver, ISO, and other styles
4

Ovy, Enaiyat Ghani, Mohammad Rokonuzzaman, Shah Muhammad Ferdous, and Nurul Absar Chowdhury. "A Microcontroller Based Controller Circuit for the Motion Control of an Articulated Robot with Three Degrees of Freedom." Advanced Materials Research 201-203 (February 2011): 1960–65. http://dx.doi.org/10.4028/www.scientific.net/amr.201-203.1960.

Full text
Abstract:
Due to the quick evolution of manufacturing processes, the demand for more flexible automation systems is on the rise. To answer these requirements, distributed motion control architecture based on intelligent drives tends more and more to replace the traditional solutions. This paper presents the control of an articulated arm robot with three degrees of freedom. The essential part of the robotic arm is a programmable microcontroller based system capable of driving basically three stepper motors design to form an anthropomorphic structure. This paper explains the method of interfacing the robotic arm stepper motors with the programmed Atmega16 microcontroller which is used to control the robot operations. C programming language is employed here in programming the microcontroller.
APA, Harvard, Vancouver, ISO, and other styles
5

Wang, Hong Yi, Qing Yang, Jian Fei Wu, and Jian Cheng Li. "A Novel Implementation of UHF RFID Reader." Applied Mechanics and Materials 190-191 (July 2012): 642–46. http://dx.doi.org/10.4028/www.scientific.net/amm.190-191.642.

Full text
Abstract:
The radio frequency identification technology is a kind of emerging non-contact identification technology. In the study of radio frequency identification reader, the traditional microcontroller-based architecture can’t meet the system requirements due to the limited processing ability. In this paper, the author designs a UHF RFID reader based on the ARM processor and FPGA, compared to the microcontroller-based architecture, the reader deals faster. The reader consists of three parts, namely, the protocol processing module, the digital baseband module and the RF module.
APA, Harvard, Vancouver, ISO, and other styles
6

Alessandrini, Michele, Giorgio Biagetti, Paolo Crippa, Laura Falaschetti, Lorenzo Manoni, and Claudio Turchetti. "Singular Value Decomposition in Embedded Systems Based on ARM Cortex-M Architecture." Electronics 10, no. 1 (December 28, 2020): 34. http://dx.doi.org/10.3390/electronics10010034.

Full text
Abstract:
Singular value decomposition (SVD) is a central mathematical tool for several emerging applications in embedded systems, such as multiple-input multiple-output (MIMO) systems, data analytics, sparse representation of signals. Since SVD algorithms reduce to solve an eigenvalue problem, that is computationally expensive, both specific hardware solutions and parallel implementations have been proposed to overcome this bottleneck. However, as those solutions require additional hardware resources that are not in general available in embedded systems, optimized algorithms are demanded in this context. The aim of this paper is to present an efficient implementation of the SVD algorithm on ARM Cortex-M. To this end, we proceed to (i) present a comprehensive treatment of the most common algorithms for SVD, providing a fairly complete and deep overview of these algorithms, with a common notation, (ii) implement them on an ARM Cortex-M4F microcontroller, in order to develop a library suitable for embedded systems without an operating system, (iii) find, through a comparative study of the proposed SVD algorithms, the best implementation suitable for a low-resource bare-metal embedded system, (iv) show a practical application to Kalman filtering of an inertial measurement unit (IMU), as an example of how SVD can improve the accuracy of existing algorithms and of its usefulness on a such low-resources system. All these contributions can be used as guidelines for embedded system designers. Regarding the second point, the chosen algorithms have been implemented on ARM Cortex-M4F microcontrollers with very limited hardware resources with respect to more advanced CPUs. Several experiments have been conducted to select which algorithms guarantee the best performance in terms of speed, accuracy and energy consumption.
APA, Harvard, Vancouver, ISO, and other styles
7

Wu, Guang Wen, Xiang Sheng Huang, and Wen Long Hu. "A Novel Method for Solution of the Division Operation on ARM7 Microcontroller." Advanced Materials Research 718-720 (July 2013): 2418–21. http://dx.doi.org/10.4028/www.scientific.net/amr.718-720.2418.

Full text
Abstract:
Before architecture V7, the hardware of ARM microcontroller family does not support division operation. Although it is easy to program on ARM processors with C language which can implement division operation with library functions, the procedure has much trouble and the efficiency is lower when the function code written in C language is called in assembly program. This paper introduces an algorithm for the division operation on ARM7 processor and also gives corresponding subroutines which can be used directly in assembly program design. The algorithm is similar to the operation theory of the digital circuit which uses subtraction circuit to do division operation. The given subroutines can deal with the division operation between two 32-bit unsigned integers and the division between a 64-bit unsigned integer and a 32-bit unsigned integer.
APA, Harvard, Vancouver, ISO, and other styles
8

Yassin, Yahya H., Magnus Jahre, Per Gunnar Kjeldsberg, Snorre Aunet, and Francky Catthoor. "Fast and Accurate Edge Computing Energy Modeling and DVFS Implementation in GEM5 Using System Call Emulation Mode." Journal of Signal Processing Systems 93, no. 1 (May 29, 2020): 33–48. http://dx.doi.org/10.1007/s11265-020-01544-z.

Full text
Abstract:
AbstractStringent power budgets in battery powered platforms have led to the development of energy saving techniques such as Dynamic Voltage and Frequency scaling (DVFS). For embedded system designers to be able to ripe the benefits of these techniques, support for efficient design space exploration must be available in system level simulators. The advent of the edge computing paradigm, with power constraints in the mW domain, has rendered this even more essential. Without a fast and accurate methodology for architecture simulation and energy estimation, the benefit of new ideas and solutions cannot be evaluated. In this paper, we propose a non-intrusive application controlled DVFS management implementation in the GEM5 simulator, used with GEM5’s system call emulation mode. We also propose a novel architecture independent energy model based on categorization of different measurable workload classes. Our energy model is parametrized and calibrated with power measurements on a SAM4L microcontroller board, containing an ARM Cortex M4 processor. Together with the GEM5 output statistics, the model accurately estimates the total energy consumption of our simulated system. The results from our modified GEM5 simulator are validated with representative signal processing applications. After correction of systematic offset errors, our results deviate with less than 4% compared to measurements from the SAM4L microcontroller. Our contributions in this paper can easily be tailored to other processor models in GEM5 and to future versions of GEM5. It will therefore enable system architects to explore new techniques and compare the improvements relative to existing architectures.
APA, Harvard, Vancouver, ISO, and other styles
9

Seo, Hwajeong, Hyunjun Kim, Kyungbae Jang, Hyeokdong Kwon, Minjoo Sim, Gyeongju Song, Siwoo Uhm, and Hyunji Kim. "Secure HIGHT Implementation on ARM Processors." Mathematics 9, no. 9 (May 6, 2021): 1044. http://dx.doi.org/10.3390/math9091044.

Full text
Abstract:
Secure and compact designs of HIGHT block cipher on representative ARM microcontrollers are presented in this paper. We present several optimizations for implementations of the HIGHT block cipher, which exploit different parallel approaches, including task parallelism and data parallelism methods, for high-speed and high-throughput implementations. For the efficient parallel implementation of the HIGHT block cipher, the SIMD instructions of ARM architecture are fully utilized. These instructions support four-way 8-bit operations in the parallel way. The length of primitive operations in the HIGHT block cipher is 8-bit-wise in addition–rotation–exclusive-or operations. In the 32-bit word architecture (i.e., the 32-bit ARM architecture), four 8-bit operations are executed at once with the four-way SIMD instruction. By exploiting the SIMD instruction, three parallel HIGHT implementations are presented, including task-parallel, data-parallel, and task/data-parallel implementations. In terms of the secure implementation, we present a fault injection countermeasure for 32-bit ARM microcontrollers. The implementation ensures the fault detection through the representation of intra-instruction redundancy for the data format. In particular, we proposed two fault detection implementations by using parallel implementations. The two-way task/data-parallel based implementation is secure against fault injection models, including chosen bit pair, random bit, and random byte. The alternative four-way data-parallel-based implementation ensures all security features of the aforementioned secure implementations. Moreover, the instruction skip model is also prevented. The implementation of the HIGHT block cipher is further improved by using the constant value of the counter mode of operation. In particular, the 32-bit nonce value is pre-computed and the intermediate result is directly utilized. Finally, the optimized implementation achieved faster execution timing and security features toward the fault attack than previous works.
APA, Harvard, Vancouver, ISO, and other styles
10

Fu, Wei, and Hai Bin Yu. "Using FPGA and CPLD ICs to Achieve High-Frequency PWM." Advanced Materials Research 271-273 (July 2011): 314–19. http://dx.doi.org/10.4028/www.scientific.net/amr.271-273.314.

Full text
Abstract:
PWM (Pulse width modulation) has been widely used in power converter control. This paper is the development of a high-frequency PWM generator architecture for power converter control using FPGA and CPLD ICs. The proposed architecture is based on a special design synchronous binary counter and can be easily interfaced to a microcontroller or DSP system. The resulting PWM frequency depends on the target FPGA or CPLD device speed grade and the duty cycle resolution requirements.
APA, Harvard, Vancouver, ISO, and other styles
More sources

Dissertations / Theses on the topic "Microcontroller with ARM architecture"

1

Krolák, David. "Modul pro verifikaci rotačních pozičních senzorů." Master's thesis, Vysoké učení technické v Brně. Fakulta elektrotechniky a komunikačních technologií, 2016. http://www.nusl.cz/ntk/nusl-242153.

Full text
Abstract:
This master‘s thesis deals with design and realisation of a control module for automated measurements of the modern contactless inductive position sensors by a mechanical rotational system consisting of a DC motor and an incremental quadrature encoder. The thesis presents methods of driving DC motor and recording of measured data by a microcontroller. The thesis presents a communication protocol between the control module and personal computer via USB interface. A part of this thesis is also to develop a control software and firmware, including the measurement and evaluation of properties of the control module.
APA, Harvard, Vancouver, ISO, and other styles
2

Aronsson, Alexander, and Fahim Pirmohamed. "Multipurpose Robot Arm." Thesis, KTH, Mekatronik, 2021. http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-296223.

Full text
Abstract:
Today’s society is facing a large increase of automation and smart devices. Everything from coffee machines to fridges include some kind of electronics and embedded systems. The focus of this Bachelor’s thesis was to dive deeper into how these automated devices can be controlled and more specifically a robot arm. The main purpose revolved around constructing a robotic arm that could be controlled through three different methods using MATLAB. These three were manual control, numerical analysis control and with a neural network based control. The prototype was created by assembling six servo motors onto 3D-printed parts. The arm consisted of three main parts which were a base, an arm and a gripper. The system was controlled by an Arduino micro-controller connected to a computer. The results show that the manual control method was easy to implement, fast and reliable. It allows control of all the angels for each servo motor, which also means controlling each individual degree of freedom. The numerical way, using Newton-Raphson’s method, broadened the abilities to control the arm but was slower. The third and final solution was to use fuzzy-logic. This ended up being a powerful method allowing for great control with low latency. While unreliable, the method showed great potential and with refinement could surpass the others. The conclusion was that the neural network method was the overall best method for controlling and manoeuvring the robot arm using MATLAB.
Dagens samhälle står inför en stor ökning av automatisering och smarta produkter. Allt från kaffemaskiner till kyl och frys innehåller någon form av elektronik och inbäddade system. Det huvudsakliga syftet med detta kanditatexamensarbete var att gräva djupare i hur dessa automatiserade produkter kan kontrolleras och mer specifikt i detta fall, en robotarm. Projektet handlade om att konstruera en robotarm som kunde styras och kontrolleras genom tre olika metoder i programmet MATLAB. Dessa tre har vi valt att kalla manuell kontroll, numerisk kontroll och neuralt nätverksbaserad kontroll. Prototypen tillverkades genom att montera sexservomotorer på 3D-utskrivna delar. Armen bestod av tre huvuddelar, en bas, en arm och en gripklo. Systemet styrdes av en Arduino mikrokontroll ansluten till en dator. Resultaten visar att den manuella kontrollmetoden var enkel att implementera, snabb samt var tillförlitlig. Den gav precis styrning av alla vinklar för varje servomotor, vilket också innebar att den gav god styrning av varje frihetsgrad. Den numeriska metoden, mer bestämt Newton Raphson’s metod, vidgade möjligheterna att kontrollera armen men var långsammare. Den tredje och sista lösningen var att använda ett neuralt nätverk, fuzzy logic. Detta visade sig vara ett kraftfullt sätt att styra roboten med låg latens. Det neurala nätverket visade sig dock vara opålitligt, men metoden visade stor potential för vidare utveckling och kan då prestera mycket bättre än de andra två metoderna. Slutsatsen var att det neurala nätverket var den generellt bästa metoden för att kontrollera och manövrera robotarmen via programmeringsprogrammet MATLAB.
APA, Harvard, Vancouver, ISO, and other styles
3

Zengin, Salih. "Systemc Implementation Of A Risc-based Microcontroller Architecture." Master's thesis, METU, 2006. http://etd.lib.metu.edu.tr/upload/2/12608083/index.pdf.

Full text
Abstract:
Increasing the complexity of modern electronic systems leads to Electronic System Level (ESL) modeling concept, which supports hardware and software co-design and co-verification environment in a single framework. SystemC language, which is an IEEE approved electronic design standard for system design and verification processes, provides such an environment by supporting a wide range of abstraction levels from system-level to register-transfer level (RTL). In this thesis, two different models of a processor core, whose instruction set architecture (ISA) is compatible with 16-bit TI MSP430 microcontroller, are designed by employing the classical hardware modeling capability of the SystemC language. With its well-designed orthogonal instruction set, elegant addressing modes, useful constant generators and flexible von-Neumann architecture, 16-bit RISC-like processor of the MSP430 microcontroller is an ideal selection for the system-on-a-chip (SoC) designs. Instruction set and addressing modes of the designed processors are simulated thoroughly. In addition, original 16-bit and 32-bit cyclic redundancy code (CRC) programs are used in order to verify the processor cores. In this study, SystemC to hardware flow is also illustrated by synthesizing the Arithmetic and Logic Unit (ALU) part of the processor into a Xilinx-based hardware.
APA, Harvard, Vancouver, ISO, and other styles
4

Jůn, Lukáš. "Vývojový modul s 32bitovým procesorem typu ARM." Master's thesis, Vysoké učení technické v Brně. Fakulta elektrotechniky a komunikačních technologií, 2009. http://www.nusl.cz/ntk/nusl-218027.

Full text
Abstract:
The content of this thesis is to create a detailed description of 32-bit ARM-based processors. Reader will be inform about the each one of the family of ARM-based processor, about the options of creating applications for these CPUs. The Applications are commonly developed by using the C/C++ language. This text also deal's with the development environments. These tools are making easier the development of new applications. This thesis also contains a complete design and description of development board with Atmel AT91SAM7S64 MCU (with sample of source code included).
APA, Harvard, Vancouver, ISO, and other styles
5

Skopal, Miroslav. "Univerzální hardwarová platforma podporující operační systém Linux." Master's thesis, Vysoké učení technické v Brně. Fakulta elektrotechniky a komunikačních technologií, 2010. http://www.nusl.cz/ntk/nusl-218709.

Full text
Abstract:
This thesis deals with the development problems and creating of the multi- purpose hardware platform, which supports operating system Linux. It is focused on the microprocessors using ARM architecture with architecture ARM7, ARM9 and ARM11. The scope of the first part of this thesis was searching the sales of available 32 bit ARM microprocessors. The second part is attended to a particular Mini2440 development kit, its animation and the subsequent development of the kernel drivers for OS Linux platform. One of this thesis details was also the development of my own expansive hardware module and a capacity keypad for a usage with Mini2440 developmental kit.
APA, Harvard, Vancouver, ISO, and other styles
6

Johansson, Oscar, and Gustav Andersson. "Smart Greenhouse : A microcontroller based architecture for autonomous and remote control." Thesis, Högskolan i Halmstad, Akademin för informationsteknologi, 2020. http://urn.kb.se/resolve?urn=urn:nbn:se:hh:diva-42284.

Full text
Abstract:
Expensive and complex automated systems for greenhouses are frequently utilized in the horticulture industry. In parallel, smart systems for home automation has recently seen a rapid increase in popularity. This project aims to combine the climate optimization capabilities of industrial systems with the convenience of home automation systems. More specifically, this project is focused on the design and implementation of electrical and mechanical requirements of a smart greenhouse system. This involved the selection of hardware components, such as sensors, actuators and controllers. It also involved the interconnection between these components and the development of measurement and control systems to autonomously manage the greenhouse. The system is based on a WiFi-connected microcontroller. Parameters monitored include; temperature, humidity and wind-speed. Irrigation is controlled by a solenoid valve and can be scheduled to desired intervals. Ventilation and temperature optimization is done by controlling the roof-hatch with a linear actuator and control of a heater. The results demonstrate a accurate and reliable system with low power consumption. The resulting prototype can be installed in new and existing greenhouses. Functionalities can be remotely controlled and monitored by the convenience of an android application. The total cost of the components used was around 4 500 SEK. Further development could be done to enable seamless scalability with additional components and functionalities. Climate optimization by incorporation of weather forecast as a parameter could be implemented to further reduce energy consumption.
Dyra och komplexa automatiserade växthussystem är vanligt förekommande inom industrin för hortikultur. Parallellt har populariteten för "Smart Home" system för hemautomatisering radikalt ökat. Målet med detta projekt är att kombinera klimatoptimiseringsmöjligheterna hos industriella system med lättanvändligheten hos system för hemautomatisering. Detta projekt fokuserar specifikt på designen och implementationen av de elektriska och mekaniska krav som ställs på ett "smart greenhouse system". Detta innefattar; val av komponenter såsom sensorer, aktuatorer samt styrenhet men även sammankopplingen mellan dessa komponenter och utvecklingen av mjukvara till reglersystemet, som i sin tur syftar till automatiseringen i växthuset. Systemet är baserat på en WiFi-uppkopplad mikrokontroller. Parametrar som monitoreras är; temperatur, luftfuktighet och vindhastighet. Bevattning kontrolleras av en magnetventil och kan schemaläggas för bevattning i önskade intervall. Ventilering och temperaturoptimisering sker genom kontroll av taklucka med hjälp av ett linjärt ställdon samt kontroll av ett värmeelement. Resultatet demonstrerar ett pålitligt och punktligt system med låg energiförbrukning. Prototypen som utvecklats kan installeras i både nya och befintliga växthus. Funktionaliteterna kan smidigt fjärrkontrolleras och monitoreras från en android applikation. Den totala kostnaden för de komponenter som använts var runt 4500 kr. Vidareutveckling vad gäller skalbarhet för att sömlöst lägga till komponenter och funktionaliteter bör övervägas. För ytterligare minskad energiförbrukning med hjälp av klimatoptimering kan väderprognos adderas som en parameter.
APA, Harvard, Vancouver, ISO, and other styles
7

Singer, Jonathan Noam. "A shared bus architecture for a digital signal processor and a microcontroller." Thesis, Massachusetts Institute of Technology, 1996. http://hdl.handle.net/1721.1/38810.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Volek, Lukáš. "Vývojová deska s ARM Cortex M4." Master's thesis, Vysoké učení technické v Brně. Fakulta elektrotechniky a komunikačních technologií, 2013. http://www.nusl.cz/ntk/nusl-220344.

Full text
Abstract:
In this work I aimed at designing a universal system for testing either STM32F407/417 by STMicroelectronics and later various sensors and communication buses. The result then is a main board with many specific connectors for individual buses even with connectors making all I/O pins accessible at the same time. Thanks to advanced switching regulators the power supply is capable of accepting a wide range of sources like single Li-Ion cell, pair of alkaline cells, 12V Lead battery, common wall power adapters (both DC and AC up to 15 Vpp ), USB, laboratory power supplies with multiple outputs and finally POE (Power Over Ethernet). Supply voltages are supervised by voltage comparators with an optical signalisation. (It is possible to determine the sick branch without a measuring instrument and blowing components in the most cases.) Another important parameter was a robustness of the supply and communication lines. There is a number of TVSs, chokes, and big and low ESR capacitors A PC software is intended for a basic functionality demonstration only.
APA, Harvard, Vancouver, ISO, and other styles
9

Gallatin, Douglas S. "Twill: A Hybrid Microcontroller-FPGA Framework for Parallelizing Single- Threaded C Programs." DigitalCommons@CalPoly, 2014. https://digitalcommons.calpoly.edu/theses/1161.

Full text
Abstract:
Increasingly System-On-A-Chip platforms which incorporate both micropro- cessors and re-programmable logic are being utilized across several fields ranging from the automotive industry to network infrastructure. Unfortunately, the de- velopment tools accompanying these products leave much to be desired, requiring knowledge of both traditional embedded systems languages like C and hardware description languages like Verilog. We propose to bridge this gap with Twill, a truly automatic hybrid compiler that can take advantage of the parallelism inherent in these platforms. Twill can extract long-running threads from single threaded C code and distribute these threads across the hardware and software domains to more fully utilize the asymmetric characteristics between processors and the embedded reconfigurable logic fabric. We show that Twill provides a sig- nificant performance increase on the CHStone benchmarks with an average 1.63 times increase over the pure hardware approach and an increase of 22.2 times on average over the pure software approach while reducing the area required by the reconfigurable logic by on average 1.73 times compared to the pure hardware approach.
APA, Harvard, Vancouver, ISO, and other styles
10

Hildingson, Malte. "Porting an interpreter and just-in-time compiler to the XScale architecture." Thesis, University West, Department of Informatics and Mathematics, 2003. http://urn.kb.se/resolve?urn=urn:nbn:se:hv:diva-547.

Full text
APA, Harvard, Vancouver, ISO, and other styles
More sources

Books on the topic "Microcontroller with ARM architecture"

1

ARM system architecture. Harlow, England: Addison-Wesley, 1996.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
2

Dam, Bert van. Microcontroller systems engineering: 45 projects for PIC, AVR and ARM. 2nd ed. Susteren: Elektor International Media, 2008.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
3

Ayala, Kenneth J. The 8051 microcontroller: Architecture, programming, and applications. 2nd ed. Minneapolis/St. Paul: West Pub., 1997.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
4

The 8051 microcontroller: Architecture, programming, and applications. St. Paul: West, 1991.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
5

ARM system-on-chip architecture. New York: Addison-Wesley, 2000.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
6

Smith, Brian S. Mongoose ASIC microcontroller programming guide. Washington, D.C: National Aeronautics and Space Administration, 1993.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
7

Smith, Brian S. Mongoose ASIC microcontroller programming guide. [Washington, D.C.]: National Aeronautics and Space Administration, Scientific and Technical Information Branch, 1993.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
8

Istendael, Geert van. Arm Brussel. Amsterdam: Atlas, 1992.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
9

Some assembly required: Assembly language programming with the AVR microcontroller. Boca Raton: CRC Press, 2011.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
10

Arm-Based Microcontroller Multitasking Projects. Elsevier, 2021. http://dx.doi.org/10.1016/c2019-0-03224-4.

Full text
APA, Harvard, Vancouver, ISO, and other styles
More sources

Book chapters on the topic "Microcontroller with ARM architecture"

1

Doboli, Alex, and Edward H. Currie. "Microcontroller Architecture." In Introduction to Mixed-Signal, Embedded Design, 51–102. New York, NY: Springer New York, 2010. http://dx.doi.org/10.1007/978-1-4419-7446-4_2.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Bai, Ying. "ARM® microcontroller software and instruction set." In Microcontroller Engineering with MSP432, 131–220. Boca Raton : Taylor & Francis, CRC Press, 2017.: CRC Press, 2016. http://dx.doi.org/10.1201/9781315367101-4.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Bai, Ying. "ARM® and MSP432™ MCU memory system." In Microcontroller Engineering with MSP432, 289–390. Boca Raton : Taylor & Francis, CRC Press, 2017.: CRC Press, 2016. http://dx.doi.org/10.1201/9781315367101-6.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Zawidzki, Machi. "Arm-Z." In Discrete Optimization in Architecture, 31–35. Singapore: Springer Singapore, 2016. http://dx.doi.org/10.1007/978-981-10-1109-2_4.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Kumar, Jayendra, S. V. S. Gowtham Reddy, P. N. V. Shiva Krishna, and G. Anjan Kumar. "ARM Microcontroller Based Safety and Surveillance System." In Lecture Notes in Electrical Engineering, 541–51. Singapore: Springer Singapore, 2020. http://dx.doi.org/10.1007/978-981-15-5546-6_46.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Wang, K. C. "ARM Architecture and Programming." In Embedded and Real-Time Operating Systems, 7–46. Cham: Springer International Publishing, 2017. http://dx.doi.org/10.1007/978-3-319-51517-5_2.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Gadre, Dhananjay V., and Sarthak Gupta. "Tiva C Series Microcontroller Breakout Board." In Getting Started with Tiva ARM Cortex M4 Microcontrollers, 53–60. New Delhi: Springer India, 2017. http://dx.doi.org/10.1007/978-81-322-3766-2_5.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Huzaimi, Nurul, Mohamad Basir, and Fuziah Sulaiman. "Robotic Arm, Wrist and Hand Using Pic Microcontroller." In Lecture Notes in Electrical Engineering, 629–40. Berlin, Heidelberg: Springer Berlin Heidelberg, 2011. http://dx.doi.org/10.1007/978-3-642-25646-2_81.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Kusswurm, Daniel. "Armv8-32 Architecture." In Modern Arm Assembly Language Programming, 1–11. Berkeley, CA: Apress, 2020. http://dx.doi.org/10.1007/978-1-4842-6267-2_1.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Kusswurm, Daniel. "Armv8-64 Architecture." In Modern Arm Assembly Language Programming, 215–22. Berkeley, CA: Apress, 2020. http://dx.doi.org/10.1007/978-1-4842-6267-2_10.

Full text
APA, Harvard, Vancouver, ISO, and other styles

Conference papers on the topic "Microcontroller with ARM architecture"

1

Finotti, Vitor, and Bruno Albertini. "An Open-Source Soft-Microcontroller Implementation Using an ARM Cortex-M0 on FPGA." In Workshop em Desempenho de Sistemas Computacionais e de Comunicação. Sociedade Brasileira de Computação - SBC, 2021. http://dx.doi.org/10.5753/wperformance.2021.15726.

Full text
Abstract:
There is a myriad of projects that could be deployed on FPGA for architectural exploration. However, open-source platforms are scarce, and one with embedded software and operating system support to the application-specific hardware could not be found in the literature. We present an open-source soft-microcontroller architecture based on an ARM Cortex-M0, adaptable to different amounts of cores or new components, supporting an end-to-end deployment from code compilation using arm-gcc to loading the binary into the HDL memory cores. The proposed design is validated through simulation and implementation on a KC705 development kit, demonstrating busy-wait polling, DMA transfer, and deterministic real-time processing through FreeRTOS.
APA, Harvard, Vancouver, ISO, and other styles
2

Rizwan, Ahmad, M. S. I. Alvi, and Ali Sajid. "A Review of the Evolution of Microcontroller-Based Machine and Process Monitoring." In World Tribology Congress III. ASMEDC, 2005. http://dx.doi.org/10.1115/wtc2005-63890.

Full text
Abstract:
This paper reviews the evolution of intelligent, distributed, microcontroller based machine and process monitoring systems. It considers basic building blocks that support such systems through the development of fault diagnostic methods, intelligent system based approaches and sensor-based machine monitoring. It then identifies three approaches that may be utilized when designing monitoring system architecture: integrated, distributed and embedded. Current applications of these approaches, when deployed individually and in combination with each other, are then discussed. In particular the paper considers the efficacy of micro-controller based embodiments, in both current and future monitoring activities.
APA, Harvard, Vancouver, ISO, and other styles
3

Zhang, Xin, Yingxin Li, Yulong Zhang, Zuhui Chen, Shi Liu, Richard D. Nelson, and John C. LaRue. "Design of Microcontroller Based Test Bench for a Multichannel Integrated Biosensor Chip." In ASME 2009 Summer Bioengineering Conference. American Society of Mechanical Engineers, 2009. http://dx.doi.org/10.1115/sbc2009-206841.

Full text
Abstract:
The planar microelectrode array (pMEA) is an important tool for non-invasive recording in the fields of neuroscience and biosensing. It can be used for extra-cellular measurement of the induced voltage on an electrode underneath a cell upon the occurrence of an action potential. With the principle of capacitive coupling, the sensed electrode signal amplitudes typically range between 100 μV and 1 mV, depending on the cell type. Due to the small amplitude of original neural signals, signal conditioning and processing microelectronics units are necessary to integrate with the pMEA sensor for achievement of best measurement performance. Introducing fully customized ASIC into the microelectrode array substrate provides an efficient solution, which establishes the possibility of creating the biosensor system on chip (SoC) with a large number of sensing-sites for simultaneous measurement without introducing significant noise from the signal conditioning and processing circuitry [1]. In this research work, we have developed a fully customized biosensor chip for sensing the propagation of action potentials. With the paralleled multiple sub-circuits, this prototype multi-site planar microelectrode array biosensor integrates 24 (4 × 6) microelectrode array sensing sites, 24 parallel analog neural signal buffers and a shared OTA based high gain amplifier on the same substrate. Figure 1 depicts the biosensor chip architecture and the functional blocks of the biosensor system setup. The prototyped biosensor chip was fabricated by MOSIS using AMI C5 0.5μm, double poly, triple metal layer CMOS technology. The electroless gold plating process post-CMOS processing and packaging techniques were applied to the biosensor chip to promote the biocompatibility and stability in the aqueous cell culture environment. To interface the biosensor chip with PC, a microcontroller based electronic system is necessary to implement the functions of A/D conversion, biosensor chip control signal generation, digital signal processing and data/command communication between biosensor chip and GUI software running on PC. In this research work, a Motorola ColdFire MCF5307 microcontroller based electronic system was setup to serve as the interface between the biosensor chip and PC, which realized the full functions listed above. The firmware running on MCF5307 microcontroller was implemented with ColdFire assembly language where on the PC client Matlab platform was chosen to simply the software design work.
APA, Harvard, Vancouver, ISO, and other styles
4

Bosetti, Paolo, and Francesco Biral. "On Developing an Open Architecture Four Joints Serial Manipulator." In ASME 2010 International Mechanical Engineering Congress and Exposition. ASMEDC, 2010. http://dx.doi.org/10.1115/imece2010-37121.

Full text
Abstract:
The presented paper describes how, within a course of Mechatronics Engineering, a low cost, four joints serial manipulator has been designed and implemented. The system has been actively developed by two master degree students within a period of about 10 months, and will be used within laboratory activity modules in courses of Applied Mechanics and Manufacturing Automation. The first part of the paper presents the conceptual design of the manipulator, first by stating requirements and specifications, then by describing the design choices that have been done, from the point of views of system architecture, of mechanical systems, and of electronics and control systems. The second part of the paper presents the aspects of dynamic modeling that are involved in optimal joints movement interpolation, and the related algorithms that have been developed. The third part of the paper outlines the choices that have been done about the software environment (languages and development systems) and detailedly describes the software architecture that has been implemented at low level (i.e. programming of microcontroller that provides the motor driver function) and at high level (i.e. programming of the inverse kinematics, motor dynamics, 3-D motion simulator, user interface). The resulting system can operate in two modes: a manual/teaching mode, where the operator can move the manipulator by means of a joystick and pick a list of points to be saved on a file and routinely reached later on, and an automatic mode, where the manipulator autonomously moves through the points defined in a file (either manually written or created during a previous step while in teaching mode). The last part discusses how the described system suits within an advanced mechatronics course, and how an experimental module can be organized by exploiting the open architecture of the manipulator.
APA, Harvard, Vancouver, ISO, and other styles
5

Couceiro, Micael S., Carlos M. Figueiredo, N. M. Fonseca Ferreira, and J. A. Tenreiro Machado. "Biological Inspired Flying Robot." In ASME 2009 International Design Engineering Technical Conferences and Computers and Information in Engineering Conference. ASMEDC, 2009. http://dx.doi.org/10.1115/detc2009-86294.

Full text
Abstract:
This paper presents the development of computational simulation based on the dynamics of a robotic bird. The study analyze the wing angle of attack and the velocity of the bird, the tail influence, the gliding flight and the flapping flight with different strategies and algorithms of control. The results are positive for the construction of flying robots. Some highlights are given about the fist implemented architecture of the structure of a robotic bird. This platform consists on a body, wings and tail with actuators independently controlled though a microcontroller; a radio transmission system and batteries are used in order to avoid wired connections between the computer and the robot.
APA, Harvard, Vancouver, ISO, and other styles
6

Abate, F., V. Paciello, A. Pietrosanto, S. S. Guia, and A. E. Santo. "Period measurement with an ARM microcontroller." In 2015 XVIII AISEM Annual Conference. IEEE, 2015. http://dx.doi.org/10.1109/aisem.2015.7066785.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

UDAKHE, MEGHA S. "DEVELOPMENT OF MICROCONTROLLER BASED ROBOTIC ARM." In Proceedings of the International Conference on ICMEE 2009. WORLD SCIENTIFIC, 2009. http://dx.doi.org/10.1142/9789814289795_0042.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Fruehling, Terry L. "Delphi Secured Microcontroller Architecture." In SAE 2000 World Congress. 400 Commonwealth Drive, Warrendale, PA, United States: SAE International, 2000. http://dx.doi.org/10.4271/2000-01-1052.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Wang, Yingxu, and Guoming G. Zhu. "Optimal Mini Segway Control Using Non-Minimum Phase Sample and Hold Input." In ASME 2019 Dynamic Systems and Control Conference. American Society of Mechanical Engineers, 2019. http://dx.doi.org/10.1115/dscc2019-8962.

Full text
Abstract:
Abstract Our early work shows the reduction of feasible sampling period when sample and hold inputs (SHI) are used to convert a continuous-time non-minimum phase (NMP) system to a discrete-time minimum phase (MP) system, comparing to conventional zero-order hold. Consequently, high-gain discrete-time controllers can be designed and used to improve continuous-time NMP system performance since the resulting discrete-time system is MP. This paper demonstrates the performance improvements of a mini Segway robot through experiments utilizing a dual-loop control architecture. An inner-loop continuous-time controller stabilizes the mini Segway robot and the outer-loop discrete-time controller, designed based on the discrete-time MP system, is used to improve the overall system performance. Experimental results show that the mini Segway cart oscillation magnitudes are significantly reduced and its stability is also improved. This study also confirms the feasibility of implementing the SHI into a low cost microcontroller such as Arduino. That is, the additional computational load of SHIs is minimal.
APA, Harvard, Vancouver, ISO, and other styles
10

Zhao, Xia, Xiaoyan Liu, Boxue Tan, Jin Shen, and Yajing Wang. "Design of Intelligent Security System Based on ARM Microcontroller." In 2010 International Conference on E-Product E-Service and E-Entertainment (ICEEE 2010). IEEE, 2010. http://dx.doi.org/10.1109/iceee.2010.5661128.

Full text
APA, Harvard, Vancouver, ISO, and other styles

Reports on the topic "Microcontroller with ARM architecture"

1

Laros, James H.,, Kevin Pedretti, Simon David Hammond, Michael J. Aguilar, Matthew Leon Curry, Ryan Grant, Robert J. Hoekstra, et al. FY18 L2 Milestone #6360 Report: Initial Capability of an Arm-based Advanced Architecture Prototype System and Software Environment. Office of Scientific and Technical Information (OSTI), September 2018. http://dx.doi.org/10.2172/1493831.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Laros, James H.,, Kevin Pedretti, Simon David Hammond, Michael J. Aguilar, Matthew Leon Curry, Ryan Grant, Robert J. Hoekstra, et al. FY18 L2 Milestone #8759 Report: Vanguard Astra and ATSE ? an ARM-based Advanced Architecture Prototype System and Software Environment. Office of Scientific and Technical Information (OSTI), September 2018. http://dx.doi.org/10.2172/1470822.

Full text
APA, Harvard, Vancouver, ISO, and other styles
You might also be interested in the extended bibliographies on the topic 'Microcontroller with ARM architecture' for particular source types:
Journal articles Dissertations / Theses Books
We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!

To the bibliography