Academic literature on the topic 'Microsystem packaging'
Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles
Consult the lists of relevant articles, books, theses, conference reports, and other scholarly sources on the topic 'Microsystem packaging.'
Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.
You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.
Journal articles on the topic "Microsystem packaging"
Peterson, K. A., K. D. Patel, C. K. Ho, B. R. Rohrer, C. D. Nordquist, B. D. Wroblewski, and K. B. Pfeifer. "LTCC Microsystems and Microsystem Packaging and Integration Applications." Journal of Microelectronics and Electronic Packaging 3, no. 3 (July 1, 2006): 109–20. http://dx.doi.org/10.4071/1551-4897-3.3.109.
Full textKelly, G., J. Alderman, C. Lyden, and J. Barrett. "Microsystem packaging: lessons from conventional low cost IC packaging." Journal of Micromechanics and Microengineering 7, no. 3 (September 1, 1997): 99–103. http://dx.doi.org/10.1088/0960-1317/7/3/004.
Full textRomig, A. D., P. V. Dressendorfer, and D. W. Palmer. "High performance microsystem packaging: A perspective." Microelectronics Reliability 37, no. 10-11 (October 1997): 1771–81. http://dx.doi.org/10.1016/s0026-2714(97)00158-3.
Full textWei, J. "Wafer Bonding Techniques for Microsystem Packaging." Journal of Physics: Conference Series 34 (April 1, 2006): 943–48. http://dx.doi.org/10.1088/1742-6596/34/1/156.
Full textMorrissey, A., G. Kelly, and J. Alderman. "Low-stress 3d packaging of a microsystem." Sensors and Actuators A: Physical 68, no. 1-3 (June 1998): 404–9. http://dx.doi.org/10.1016/s0924-4247(98)00025-9.
Full textQiu, Xiaotun, David Welch, Jennifer Blain Christen, Jie Zhu, Jon Oiler, Cunjiang Yu, Ziyu Wang, and Hongyu Yu. "Reactive nanolayers for physiologically compatible microsystem packaging." Journal of Materials Science: Materials in Electronics 21, no. 6 (August 15, 2009): 562–66. http://dx.doi.org/10.1007/s10854-009-9957-5.
Full textTheppakuttai, S., D. B. Shao, and S. C. Chen. "Localized Laser Transmission Bonding for Microsystem Fabrication and Packaging." Journal of Manufacturing Processes 6, no. 1 (January 2004): 24–31. http://dx.doi.org/10.1016/s1526-6125(04)70057-2.
Full textMorrissey, A., G. Kelly, J. Alderman, J. Barrett, C. Lyden, and L. O'Rourke. "Some issues for microsystem packaging in plastic and 3D." Microelectronics Journal 29, no. 9 (September 1998): 645–50. http://dx.doi.org/10.1016/s0026-2692(98)00029-9.
Full textLu, Wen, Jie Han, Jiang Bo Luo, Gui Fu Ding, and Ran Chen. "Fabrication of Redistribution Layer (RDL) Based on AlN/Sodium Silicate Composite for TSV Interposers." Applied Mechanics and Materials 543-547 (March 2014): 3914–17. http://dx.doi.org/10.4028/www.scientific.net/amm.543-547.3914.
Full textMorrissey, A., G. Kelly, and J. Alderman. "Selection of materials for reduced stress packaging of a microsystem." Sensors and Actuators A: Physical 74, no. 1-3 (April 1999): 178–81. http://dx.doi.org/10.1016/s0924-4247(98)00335-5.
Full textDissertations / Theses on the topic "Microsystem packaging"
Jiang, Xin. "Diode laser processing of PMMA and LCP materials for microsystem packaging." Thesis, Heriot-Watt University, 2015. http://hdl.handle.net/10399/3008.
Full textMcCallum, Grant A. "A Microfabricated Platform for Three-Dimensional Microsystems." Case Western Reserve University School of Graduate Studies / OhioLINK, 2011. http://rave.ohiolink.edu/etdc/view?acc_num=case1310564363.
Full textHegde, Shashikant. "Enhance thermomechanical reliability of microsystems packaging through new base substrate and dielectric materials." Thesis, Georgia Institute of Technology, 2003. http://hdl.handle.net/1853/17141.
Full textSetia, Ronald. "Modeling and Diagnosis of Excimer Laser Ablation." Diss., Georgia Institute of Technology, 2005. http://hdl.handle.net/1853/7634.
Full textKacker, Karan. "Design and fabrication of free-standing structures as off-chip interconnects for microsystems packaging." Diss., Atlanta, Ga. : Georgia Institute of Technology, 2008. http://hdl.handle.net/1853/26464.
Full textCommittee Chair: Dr. Suresh K. Sitaraman; Committee Member: Dr. F. Levent Degertekin; Committee Member: Dr. Ioannis Papapolymerou; Committee Member: Dr. Madhavan Swaminathan; Committee Member: Dr. Nazanin Bassiri-Gharb. Part of the SMARTech Electronic Thesis and Dissertation Collection.
Jeong, Seung Hee. "Soft Intelligence : Liquids Matter in Compliant Microsystems." Doctoral thesis, Uppsala universitet, Mikrosystemteknik, 2016. http://urn.kb.se/resolve?urn=urn:nbn:se:uu:diva-281281.
Full textSundaram, Venkatesh. "Advances in electronic packaging technologies by ultra-small microvias, super-fine interconnections and low loss polymer dielectrics." Diss., Atlanta, Ga. : Georgia Institute of Technology, 2009. http://hdl.handle.net/1853/28141.
Full textCommittee Chair: Tummala, Rao; Committee Member: Iyer, Mahadevan; Committee Member: Saxena, Ashok; Committee Member: Swaminathan, Madhavan; Committee Member: Wong, Chingping.
Lin, I.-Hsuan, and 林宜璇. "Integrated Resistance Welding for Microsystem Packaging." Thesis, 2013. http://ndltd.ncl.edu.tw/handle/31395202100348652433.
Full text國立交通大學
機械工程系所
102
This thesis studies the bounding properties of a novel method proposed our research group previously. This new techniques use resistance welding to achieve TLP bounding between two wafers, thus enabling the wafer level packing and testing. Investigation of the bounding properties is proceeded by changing the following parameters including, applying voltage for the resistance welding, hermetic/ vacuum bounding, bounding time, etc. The bonding property is examined by the tests including resistance variation during bonding process, X-ray diffraction (XRD) for the material composition, SAT for the defect detection, SEM/ EDS for the defect observation and material composition, and bounding strength test. According to the experimental results, we found three key factors for the bounding properties of the resistance welding, which are the oxide compound in the interface, resistance variation due to alloy formation, resistance variation due to the change of bounding area. With these experimental results and analysis, we propose the following guideline for the future research: (1) time-variant voltage input which could melt more Tin and improve the diffusion ability; (2) controlling the bonding temperature and bonding time to increase the quality of Ni3Sn2.
Lin, Po-Jung, and 林伯融. "A Resistance Welding Method with in-situ Temperature Sensors for Microsystem Packaging." Thesis, 2016. http://ndltd.ncl.edu.tw/handle/k65mst.
Full text國立交通大學
機械工程系所
105
This paper proposed several methods to improve the bounding property of a wafer-level packaging technology which was proposed by our research team previously. The bounding method employed in this technology is to use the conventional resistance welding to facilitate the process of transient-liquid-phase (TLP) bonding, which forms inter-metallic compounds to bound two wafers together. The advantages of this packaging technology are as follows. First, the bounding surface need not to be cleaned or flattened in advance. Second, it is a local-heating process so that IC and MEMS devices would not be damaged by the elevated bounding temperature. Third, this method does not need additional micro-heater. The space and fabrication complexity can be reduced. Finally, it can integrate the through-silicon-via (TSV) technology to implement the connection between IC devices and MEMS devices. Besides, the bounding pads can be exposed for the wafer-level testing. In the previously study, our research team used ring type bounding structure. Unfortunately, the results show that the bounding property can be easily affected by the process variation, In this research, we used solid square to replace the ring type structure. Besides, we design in-situ temperature sensors to monitor the temperature of the bounding process. The experiments were conducted both under vacuum and atmosphere to observe the influence of the environment. Lastly, we used SEM and EDAX to exam the bounding surface, and traction machine to test the bounding force. According to the experimental results, we found that the fabricated temperature sensors have higher sensitivity than the conventional born-doped polysilicon film because of its Schottky diode interface. The resistance welding method can successfully implement the TLP bounding with temperature of 230~300C. The bounding property is better in the vacuum than in the atmosphere due to the generation of metal oxide during the bounding process. Lastly, the stretching test indicates that the failure happens at the oxide and Ti interface, but not at the intended bounding surface.
Lien, Jui-Chien, and 練瑞虔. "An Integrated Resistance Welding and TSV Process for Microsystems Packaging." Thesis, 2011. http://ndltd.ncl.edu.tw/handle/86832757864743046678.
Full text國立交通大學
機械工程學系
100
This paper proposes a novel wafer level packaging for integrated circuits (IC) and microelectromechanical system (MEMS) devices. In this method, two wafers were bounded by resistance welding with simultaneously through-silicon-via (TSV) connection and cavity sealing. In general, bonding techniques require two bonding surfaces to be flat to have intimate contact for bonding. If the surface is rough, it needs to be conditioned. Otherwise, the bonding temperature needs to be high to soften the bonding material, which could damage the device materials such as aluminum in circuits. In a word, the surface roughness of the bonding surface is not preferred and extra care/cost should be paid for that. The proposed IC-MEMS packaging method has the following advantages. First, it does not require flat surface for bonding. Instead, it makes use of the surface roughness of TSV for resistance welding, which achieves transient liquid phase (TLP) for wafer bonding. Second, it is a local heating process but does not require pre-patterned micro-heaters. Thus, high-temperature bonding materials can be used for better bonding properties and no extra area is needed for the deployment of micro-heaters. Third, it can achieve wafer-level testing. This fabrication/bonding process is briefly described as follows. The thickness of bottom wafer is 525 ?慆 and formed through wafer trenches. The TSV is formed by the Nickel electroplating which completely refilled those trenches and is used as an electrical interconnect between two sides of the bottom wafer. Both on the top and bottom wafers, 5?慆-Ni /2?慆-Sn standouts are created and patterned as a bonding ring for bonding two wafers together later on. Note that, those Ni/Sn films can be fabricated by cheap fabrication processes because the surface roughness is not critical. After that, two wafers are brought together and a constant voltage is applied to two contact pads, which can be accessed at the bottom side of the bottom wafer. The surface roughness introduces a large contact resistance to the circuit and completes the current loop. Thus, it creates a local heater at contact points. When the temperature of these contact points reach 300℃, the Ni-Sn TLP bonding happens, which seals the gap for bonding two wafers together and complete the electrical interconnects between two wafers simultaneously. The Ni-Sn bonding took place at several contact points but many voids existed. The existence of voids was likely because we did not operate this bonding process under vacuum. More experiments are on the way to calibrate the performance of this fabrication process.
Books on the topic "Microsystem packaging"
Jin, Yufeng. Introduction to microsystem packaging technology. Boca Raton: Taylor & Francis, 2010.
Find full textWang, Zhiping, 1962- Oct. 6 and Chen Jing 1974-, eds. Introduction to microsystem packaging technology. Boca Raton: Taylor & Francis, 2010.
Find full textJin, Yufeng. Introduction to microsystem packaging technology. Boca Raton, FL: CRC Press/Taylor & Francis, 2011.
Find full textInstitute of Electrical and Electronics Engineers. and Components, Packaging & Manufacturing Technology Society., eds. Proceedings of 2006 Conference on High Density Microsystem Design and Packaging and Component Failure Analysis (HDP '06): June 27th-June 30 2006 : Shanghai University, Shanghai, China. Piscataway, NJ: IEEE, 2006.
Find full textIEEE CPMT Conference on High Density Microsystem Design and Packaging Component Failure Analysis (6th 2004 Shanghai, China). Proceeding of the sixth IEEE CPMT Conference on High Density Microsystem Design and Packaging and Component Failure Analysis (HDP'04): June 30-July 3, 2004, Bao Long Hotel, Shanghai, China. Piscataway, N.J: IEEE, 2004.
Find full textHsu, Tai-Ran. Mems and microsystems: Design, manufacture, and packaging. 2nd ed. Hoboken, NJ: John Wiley, 2008.
Find full textSpangler, Leland. The Art and Science of Microsystem Packaging (Microsystems). Springer, 2007.
Find full textCpmt Conference on High Density IEEE. Proceedings of the Sixth IEEE Cpmt Conference on High Density Microsystem Design Packaging ... Institute of Electrical & Electronics Enginee, 2004.
Find full textBook chapters on the topic "Microsystem packaging"
Kelly, Gerard. "Microsystem Packaging in Plastic and in 3D." In The Simulation of Thermomechanically Induced Stress in Plastic Encapsulated IC Packages, 87–106. Boston, MA: Springer US, 1999. http://dx.doi.org/10.1007/978-1-4615-5011-2_6.
Full textHornung, Mark R., and Oliver Brand. "Packaging of Transducers." In Microsystems, 55–75. Boston, MA: Springer US, 1999. http://dx.doi.org/10.1007/978-1-4615-4997-0_5.
Full textWijesundara, Muthu B. J., and Robert G. Azevedo. "Packaging." In Silicon Carbide Microsystems for Harsh Environments, 167–88. New York, NY: Springer New York, 2011. http://dx.doi.org/10.1007/978-1-4419-7121-0_5.
Full textChiao, Mu, Yu-Ting Cheng, and Liwei Lin. "Introduction to MEMS Packaging." In Microsystems and Nanotechnology, 415–46. Berlin, Heidelberg: Springer Berlin Heidelberg, 2012. http://dx.doi.org/10.1007/978-3-642-18293-8_11.
Full textJung, E., M. Wiemer, V. Grosser, R. Aschenbrenner, and H. Reichl. "Microsystems Packaging for Automotive Applications." In Advanced Microsystems for Automotive Applications Yearbook 2002, 66–75. Berlin, Heidelberg: Springer Berlin Heidelberg, 2002. http://dx.doi.org/10.1007/978-3-642-18213-6_9.
Full textHuff, Michael. "Microsystems Process Integration, Testing, and Packaging." In Process Variations in Microsystems Manufacturing, 275–311. Cham: Springer International Publishing, 2020. http://dx.doi.org/10.1007/978-3-030-40560-1_7.
Full textFischer, Wolf-Joachim, and Michael Mertig. "Nanopatterning and Self-Assembly in Microsystems: An Overview." In Bio and Nano Packaging Techniques for Electron Devices, 179–208. Berlin, Heidelberg: Springer Berlin Heidelberg, 2012. http://dx.doi.org/10.1007/978-3-642-28522-6_9.
Full textSommerfeld, Peter, Daniel J. Jendritza, and Stephan Hell. "Advanced Packaging and Interconnection Technologies for Automotive Microelectronic Modules." In Advanced Microsystems for Automotive Applications 99, 111–19. Berlin, Heidelberg: Springer Berlin Heidelberg, 1999. http://dx.doi.org/10.1007/978-3-662-03838-3_10.
Full textWymysłowski, A., G. Q. Zhang, W. D. van Driel, and L. J. Ernst. "Virtual Thermo-Mechanical Prototyping of Microelectronics and Microsystems." In Micro- and Opto-Electronic Materials and Structures: Physics, Mechanics, Design, Reliability, Packaging, A205—A266. Boston, MA: Springer US, 2007. http://dx.doi.org/10.1007/0-387-32989-7_6.
Full textvan Dommelen, I. "Plastic Packaging for Various Sensor Applications in the Automotive Industry." In Advanced Microsystems for Automotive Applications Yearbook 2002, 289–96. Berlin, Heidelberg: Springer Berlin Heidelberg, 2002. http://dx.doi.org/10.1007/978-3-642-18213-6_34.
Full textConference papers on the topic "Microsystem packaging"
Kelly, Gerard, John C. Alderman, C. Lyden, James Barrett, and Anthony Morrissey. "Microsystem packaging in 3D." In Micromachining and Microfabrication, edited by Kevin H. Chau and Patrick J. French. SPIE, 1997. http://dx.doi.org/10.1117/12.284509.
Full textChen, Mingxiang, Sheng liu, and Zhiyin Gan. "Selective Induction Heating for Microsystem Packaging." In 2006 7th International Conference on Electronic Packaging Technology. IEEE, 2006. http://dx.doi.org/10.1109/icept.2006.359830.
Full textLim Ruiqi, Tan Ee Lim, Tan Kwan Ling, M. S. Narducci, Sun Tao, and Cheng Ming-Yuan. "Biocompatible packaging development for an intracranial microsystem." In 2012 IEEE 14th Electronics Packaging Technology Conference - (EPTC 2012). IEEE, 2012. http://dx.doi.org/10.1109/eptc.2012.6507048.
Full textBrenner, Werner, A. Stelmach, and J. Baret. "Standardization for microsystem technology." In Symposium on Design, Test, Integration, and Packaging of MEMS/MOEMS, edited by Bernard Courtois, Selden B. Crary, Kaigham J. Gabriel, Jean Michel Karam, Karen W. Markus, and Andrew A. O. Tay. SPIE, 2000. http://dx.doi.org/10.1117/12.382292.
Full textSpangler, Leland. "Assembly process issues and reliability in microsystem packaging." In Micromachining and Microfabrication, edited by Danelle M. Tanner and Rajeshuni Ramesham. SPIE, 2004. http://dx.doi.org/10.1117/12.531901.
Full textLv, Yanzhu, Min Miao, Xiaofei Wang, Huifen Liu, Xin Sun, Zhensong Li, Yuexia Zhang, and Xiaoqing Zhang. "Research on microsystem interposer designer software with through silicon via." In 2012 13th International Conference on Electronic Packaging Technology & High Density Packaging (ICEPT-HDP). IEEE, 2012. http://dx.doi.org/10.1109/icept-hdp.2012.6474586.
Full textHua Gan, Yunsong Qiu, Min Miao, and Yufeng Jin. "A micro in-situ Pirani vacuum gauge for microsystem package applications." In High Density Packaging (ICEPT-HDP). IEEE, 2010. http://dx.doi.org/10.1109/icept.2010.5582469.
Full textGoubault, B., G. Aspar, J. C. Souriau, L. Castagne, G. Simon, L. Di Cioccio, and Y. Brechet. "A New Microsystem Packaging Approach Using 3D Printing Encapsulation Process." In 2018 IEEE 68th Electronic Components and Technology Conference (ECTC). IEEE, 2018. http://dx.doi.org/10.1109/ectc.2018.00026.
Full textChiang, Yuh-Min, Mark Bachman, and Guann-pyng Li. "Front-end wafer-level microsystem packaging technique with microcap array." In SPIE's 9th Annual International Symposium on Smart Structures and Materials, edited by Vijay K. Varadan. SPIE, 2002. http://dx.doi.org/10.1117/12.475040.
Full textMaltsev, Petr P. "Perspectives of microsystem engineering developments in Russia." In Symposium on Design, Test, Integration, and Packaging of MEMS/MOEMS 2002, edited by Bernard Courtois, Jean Michel Karam, Karen W. Markus, Bernd Michel, Tamal Mukherjee, and James A. Walker. SPIE, 2002. http://dx.doi.org/10.1117/12.462828.
Full textReports on the topic "Microsystem packaging"
Chae, Junseok, Brian H. Stark, Andrew Kuo, Andrew David Oliver, and Khalil Najafi. Robust hermetic packaging techniques for MEMS integrated microsystems. Office of Scientific and Technical Information (OSTI), March 2005. http://dx.doi.org/10.2172/919644.
Full text