Log in

Relevant bibliographies by topics / MULTIPLIER CIRCUIT

Contents

Dissertations / Theses

Academic literature on the topic 'MULTIPLIER CIRCUIT'

Author: Grafiati

Published: 11 September 2023

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the lists of relevant articles, books, theses, conference reports, and other scholarly sources on the topic 'MULTIPLIER CIRCUIT.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Dissertations / Theses on the topic "MULTIPLIER CIRCUIT"

1

Tang, Wing Ho Aaron. "Optimum MESFET frequency multiplier design." Thesis, Queen's University Belfast, 1993. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.239221.

Full text

APA, Harvard, Vancouver, ISO, and other styles

2

Comerma, Montells Albert. "Development of a multichannel integrated circuit for Silicon Photo-Multiplier arrays readout." Doctoral thesis, Universitat de Barcelona, 2014. http://hdl.handle.net/10803/134876.

Full text

Abstract:

The aim of this thesis is to present a solution for the readout of Silicon Photo-Multipliers (SiPMs) arrays improving currently implemented systems. Using as a starting point previous designs with similar objectives a novel current mode input stage has been designed and tested. To start with the design a valid model has been used to generate realistic output from the SiPMs depending on light input. Design has been performed in first place focusing in general applications for medical imaging Positron Emission Tomography (PET) and then using the same topology for a more constrained design in par

APA, Harvard, Vancouver, ISO, and other styles

3

Srinivasan, Venkataramanujam. "Gigahertz-Range Multiplier Architectures Using MOS Current Mode Logic (MCML)." Thesis, Virginia Tech, 2003. http://hdl.handle.net/10919/9643.

Full text

Abstract:

The tremendous advancement in VLSI technologies in the past decade has fueled the need for intricate tradeoffs among speed, power dissipation and area. With gigahertz range microprocessors becoming commonplace, it is a typical design requirement to push the speed to its extreme while minimizing power dissipation and die area. Multipliers are critical components of many computational intensive circuits such as real time signal processing and arithmetic systems. The increasing demand in speed for floating-point co-processors, graphic processing units, CDMA systems and DSP chips has shaped the ne

APA, Harvard, Vancouver, ISO, and other styles

4

Ramasamy, Lakshminarayanan. "First Order Mobility Independent ASIC for a Point-of-Care In-Vitro Diagnostic Device." University of Cincinnati / OhioLINK, 2012. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1326296847.

Full text

APA, Harvard, Vancouver, ISO, and other styles

5

El, Hassan Bachar. "Architecture VLSI asynchrone utilisant la logique différentielle à précharge : application aux opérateurs arithmétiques." Grenoble INPG, 1995. http://www.theses.fr/1995INPG0099.

Full text

Abstract:

La complexite et la vitesse de fonctionnement des circuits integres, atteignent un seuil ou les systemes asynchrones deviennent une laternative interessante pour resoudre certains problemes des systemes synchrones. Apres une etude generale sur les differents types de systemes asynchrones nous sommes passes a l'etude de la circuiterie asynchrone: differentes logiques ont ete etudiees et nous avons choisi la logique dcvs (differential cascode voltage switch logic) pour la suite de l'etude. Nous sommes ensuite passes a l'etude et la conception des operateurs arithmetiques asynchrones, premiere ex

APA, Harvard, Vancouver, ISO, and other styles

6

Remund, Craig Timothy. "Design of CMOS Four-Quadrant Gilbert Cell Multiplier Circuits in Weak and Moderate Inversion." Diss., CLICK HERE for online access, 2004. http://contentdm.lib.byu.edu/ETD/image/etd611.pdf.

Full text

APA, Harvard, Vancouver, ISO, and other styles

7

Ozalevli, Erhan. "Exploiting Floating-Gate Transistor Properties in Analog and Mixed-Signal Circuit Design." Diss., Georgia Institute of Technology, 2006. http://hdl.handle.net/1853/14048.

Full text

Abstract:

With the downscaling trend in CMOS technology, it has been possible to utilize the advantages of high element densities in VLSI circuits and systems. This trend has readily allowed digital circuits to predominate VLSI implementations due to their ease of scaling. However, high element density in integrated circuit technology has also entailed a decrease in the power consumption per functional circuit cell for the use of low-power and reconfigurable systems in portable equipment. Analog circuits have the advantage over digital circuits in designing low-power and compact VLSI circuits for signal

APA, Harvard, Vancouver, ISO, and other styles

8

Normand, Guy. "Les circuits translineaires : contribution a leur etude et a leur mise en oeuvre dans les domaines analogique et logique." Nantes, 1987. http://www.theses.fr/1987NANT2056.

Full text

Abstract:

Les circuits translineaires sont des circuits constitues d'un certain nombre de jonctions bipolaires, organisees en mailles translineaires. Le processus translineaires conduit a la realisation de nombreuses fonctions electroniques lineaires ou non lineaires, analogiques ou logiques. Les structures translineaires sont destinees a commander electroniquement le facteur transfert des reseaux lineaires

APA, Harvard, Vancouver, ISO, and other styles

9

Choudens, Philippe de. "Test intégré de processeur facilement testable." Grenoble INPG, 1985. http://tel.archives-ouvertes.fr/tel-00319265.

Full text

Abstract:

Un test permet d'assurer la sécurité de fonctionnement des circuits VLSI. La première partie montre l'intérêt dans un tel contexte d'un processeur facilement testable; la deuxième partie développe pour de tels microprocesseurs une stratégie de test. Dans la troisième partie est traité le problème de la définition des vecteurs de test des circuits logiques programmables. Développement d'un test pour multiplieur itératif

APA, Harvard, Vancouver, ISO, and other styles

10

Tang, Guang-ming. "Studies on Datapath Circuits for Superconductor Bit-Slice Microprocessors." 京都大学 (Kyoto University), 2016. http://hdl.handle.net/2433/217208.

Full text

APA, Harvard, Vancouver, ISO, and other styles

More sources

We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!