Log in

Relevant bibliographies by topics / Paralleling / Dissertations / Theses

To see the other types of publications on this topic, follow the link: Paralleling.

Dissertations / Theses on the topic 'Paralleling'

Author: Grafiati

Published: 2 June 2025

Last updated: 31 July 2025

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the top 50 dissertations / theses for your research on the topic 'Paralleling.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Browse dissertations / theses on a wide variety of disciplines and organise your bibliography correctly.

1

Kaplan, Ozlem. "Assembly Line Balancing With Task Paralleling." Master's thesis, METU, 2003. http://etd.lib.metu.edu.tr/upload/12605392/index.pdf.

Full text

Abstract:

In this study, we consider single model deterministic Assembly Line Balancing problem with task paralleling. The objective is to minimize the total cost which is composed of station opening cost and task dependent equipment cost. A branch and bound algorithm that allows two-level task paralleling is proposed. A heuristic algorithm is also developed both for obtaining efficient upper bounds to branch and bound and for achieving good approximate solutions for large sized problems. Computational experiments are conducted to investigate the effects of experimental parameters on the cost-related an

APA, Harvard, Vancouver, ISO, and other styles

2

Butcher, Nicholas David. "Active Paralleling of High Power Voltage Source Inverters." Thesis, University of Canterbury. Electrical and Computer, 2007. http://hdl.handle.net/10092/3430.

Full text

Abstract:

Power electronics are becoming established in ever broadening areas of industry. The transition from previous generation technology is driven by the oportunity for improvements in controllability, efficiency, and longevity. A wide variety of power semiconductors are available, however power handling capacity is still a significant limitation for many applications. An increase in the capacity of a single device is usually accompanied by a drop in switching frequency, and hence achievable system bandwidth. Increased capacity can be attained without this loss in bandwidth by using multiple lower

APA, Harvard, Vancouver, ISO, and other styles

3

Möllersten, Lennart. "Pin preparation precision using paralleling instruments and by freehand." Stockholm : Kongl. Carolinska Medico Chirurgiska Institutet, 1989. http://catalog.hathitrust.org/api/volumes/oclc/20784797.html.

Full text

APA, Harvard, Vancouver, ISO, and other styles

4

Fillmore, Paul F. "Design, construction, and testing of a hysteresis controlled inverter for paralleling." Thesis, Monterey, Calif. : Springfield, Va. : Naval Postgraduate School ; Available from National Technical Information Service, 2003. http://library.nps.navy.mil/uhtbin/hyperion-image/03sep%5FFillmore.pdf.

Full text

Abstract:

Thesis (M.S. in Electrical Engineering)--Naval Postgraduate School, September 2003.<br>Thesis advisor(s): Robert Ashton, Xiaoping Yun. Includes bibliographical references (p. 69-70). Also available online.

APA, Harvard, Vancouver, ISO, and other styles

5

OLIVEIRA, Érika Matos de. "Comparação dos Métodos de Paralelismo de Conversores para o Compartilhamento de Potência em Microrredes." Universidade Federal de Pernambuco, 2016. https://repositorio.ufpe.br/handle/123456789/18269.

Full text

Abstract:

Submitted by Irene Nascimento (irene.kessia@ufpe.br) on 2017-01-27T17:17:31Z No. of bitstreams: 2 license_rdf: 1232 bytes, checksum: 66e71c371cc565284e70f40736c94386 (MD5) Dissertacao_Erika_1.pdf: 4090096 bytes, checksum: aad3d3481e2a810cc8765c9bade0883b (MD5)<br>Made available in DSpace on 2017-01-27T17:17:31Z (GMT). No. of bitstreams: 2 license_rdf: 1232 bytes, checksum: 66e71c371cc565284e70f40736c94386 (MD5) Dissertacao_Erika_1.pdf: 4090096 bytes, checksum: aad3d3481e2a810cc8765c9bade0883b (MD5) Previous issue date: 2016-07-29<br>FACEPE<br>Microrrede é um conjunto de geração distrib

APA, Harvard, Vancouver, ISO, and other styles

6

Ioannou, Nikolas. "Complementing user-level coarse-grain parallelism with implicit speculative parallelism." Thesis, University of Edinburgh, 2012. http://hdl.handle.net/1842/7900.

Full text

Abstract:

Multi-core and many-core systems are the norm in contemporary processor technology and are expected to remain so for the foreseeable future. Parallel programming is, thus, here to stay and programmers have to endorse it if they are to exploit such systems for their applications. Programs using parallel programming primitives like PThreads or OpenMP often exploit coarse-grain parallelism, because it offers a good trade-off between programming effort versus performance gain. Some parallel applications show limited or no scaling beyond a number of cores. Given the abundant number of cores expecte

APA, Harvard, Vancouver, ISO, and other styles

7

González, Vélez Horacio. "Adaptive structured parallelism." Thesis, University of Edinburgh, 2008. http://hdl.handle.net/1842/29122.

Full text

Abstract:

Algorithmic skeletons abstract commonly-used patterns of parallel computation, communication, and interaction. Parallel programs are expressed by interweaving parameterised skeletons analogously to the way in which structured sequential programs are developed, using well-defined constructs. Skeletons provide top-down design composition and control inheritance throughout the program structure. Based on the algorithmic skeleton concept, structured parallelism provides a high-level parallel programming technique which allows the conceptual description of parallel programs whilst fostering platfor

APA, Harvard, Vancouver, ISO, and other styles

8

Calderon, Jose Manuel. "Improving implicit parallelism." Thesis, University of York, 2015. http://etheses.whiterose.ac.uk/13147/.

Full text

Abstract:

We propose a new technique for exploiting the inherent parallelism in lazy functional programs. Known as implicit parallelism, the goal of writing a sequential program and having the compiler improve its performance by determining what can be executed in parallel has been studied for many years. Our technique abandons the idea that a compiler should accomplish this feat in ‘one shot’ with static analysis and instead allow the compiler to improve upon the static analysis using iterative feedback. We demonstrate that iterative feedback can be relatively simple when the source language is a lazy

APA, Harvard, Vancouver, ISO, and other styles

9

Mourid, Btisam. "Filtre à décimation parallelisé." Mémoire, École de technologie supérieure, 2003. http://espace.etsmtl.ca/761/1/MOURID_Btisam.pdf.

Full text

Abstract:

Plusieurs applications radio utilisent de plus en plus de hautes fréquences d'échantillonnage qui permettent de numériser directement les signaux RF. Malheureusement, la vitesse de l'unité de traitement numérique des signaux actuellement disponible est limitée. Elle ne permet pas d'atteindre des hautes fréquences d'horloge. L'objectif principal de ce mémoire est justement d'étudier et de développer une architecture prallelisée de filtres décimateurs qui offre la possibilité d'opérer à une haute fréquence d'échantillonnage de l'ordre de 1 GHz. Cette architecture doit être programmable ave

APA, Harvard, Vancouver, ISO, and other styles

10

Xu, Hua. "Scheduling with flexible parallelism." Diss., Georgia Institute of Technology, 1992. http://hdl.handle.net/1853/23388.

Full text

APA, Harvard, Vancouver, ISO, and other styles

11

Sandström, Linda. "Parallelizing the Critical Path." Thesis, Umeå universitet, Institutionen för datavetenskap, 2016. http://urn.kb.se/resolve?urn=urn:nbn:se:umu:diva-128410.

Full text

Abstract:

For many parallel matrix computations the execution time is determinedby the length of the critical path. The baseline approach used to reduce the execution time is to adjust the task granularity. If the tasks are made smaller, the length of the critical path will decrease and by extension reduce the execution time for the computation. However, reducing the size of the tasks lowers the efficiency and adds parallel overhead. Another way to lessen the impact of the critical path is to parallelize the critical tasks. In theory, this would speed up the execution of the critical path while avoiding

APA, Harvard, Vancouver, ISO, and other styles

12

Montemuiño, Sosa Carlos. "Parallelizing Population Genetics Applications." Doctoral thesis, Universitat Autònoma de Barcelona, 2021. http://hdl.handle.net/10803/673278.

Full text

Abstract:

Amb la creixent disponibilitat de dades a escala de l'genoma per a la investigació genètica, els genetistes de poblacions moleculars han de treballar amb models més complexos, el que no pot fer-se en un temps determinat utilitzant el mètode coalescent estàndard. Aquest escenari va dur a el desenvolupament de diverses aplicacions alternatives de simulació numèrica. Tot i l'accés cada vegada més gran a les agrupacions de computació d'alt rendiment (HPC) a l'acadèmia, no s'està aprofitant en el camp de la genètica de poblacions. L'establiment de paral·lels entre les aplicacions existents és difíc

APA, Harvard, Vancouver, ISO, and other styles

13

Åberg, Ludvig. "Parallelism within queue application." Thesis, Mittuniversitetet, Avdelningen för informationssystem och -teknologi, 2017. http://urn.kb.se/resolve?urn=urn:nbn:se:miun:diva-31575.

Full text

Abstract:

The aim of this thesis was to modify an existing order queue application which was unable to execute orders in a queue in parallel which in turn could lead to a bad user experience due to the increased queue delay. The thesis proposes two queue structures to allow parallel execution within a queue. One of the two is selected for implemented in the modified order queue application. The implementation was carried out in Java EE and used different types of frameworks such as JPQL. Some parts of the order queue application had to be modified to be able to handle the new queue structure. New attrib

APA, Harvard, Vancouver, ISO, and other styles

14

Chronaki, Catherine Eleftherios. "Parallelism in declarative languages /." Online version of thesis, 1990. http://hdl.handle.net/1850/10793.

Full text

APA, Harvard, Vancouver, ISO, and other styles

15

Rehfuss, Paul Stephen. "Parallelism in contextual processing /." Full text open access at:, 1999. http://content.ohsu.edu/u?/etd,272.

Full text

APA, Harvard, Vancouver, ISO, and other styles

16

Wiswedel, Bernd. "Lernen in Parallelen Universen." [S.l. : s.n.], 2008. http://nbn-resolving.de/urn:nbn:de:bsz:352-opus-72999.

Full text

APA, Harvard, Vancouver, ISO, and other styles

17

Nagy, Marius. "Parallelism in real-time computation." Thesis, National Library of Canada = Bibliothèque nationale du Canada, 2002. http://www.collectionscanada.ca/obj/s4/f2/dsk3/ftp05/MQ65642.pdf.

Full text

APA, Harvard, Vancouver, ISO, and other styles

18

Crooke, David. "Practical structured parallelism using BMF." Thesis, University of Edinburgh, 1998. http://hdl.handle.net/1842/746.

Full text

Abstract:

This thesis concerns the use of the Bird- Meertens Formalism as a mechanism to control parallelism in an imperative programming language. One of the main reasons for the failure of parallelism to enter mainstream computing is the difficulty of developing software and the lack of the portability and performance predictability enjoyed by sequential systems. A key objetive should be to minimise costs by abstracting much of the complexity away from the programmer. Criteria for a suitable parallel programming paradigm to meet this goal are defined. The Bird-Meertens Formalism, which has in the past

APA, Harvard, Vancouver, ISO, and other styles

19

Hsieh, Wilson Cheng-Yi. "Extracting parallelism from sequential programs." Thesis, Massachusetts Institute of Technology, 1988. http://hdl.handle.net/1721.1/14752.

Full text

APA, Harvard, Vancouver, ISO, and other styles

20

Harrison, Rachel. "Pure functional languages and parallelism." Thesis, University of Southampton, 1991. https://eprints.soton.ac.uk/253169/.

Full text

APA, Harvard, Vancouver, ISO, and other styles

21

Gaska, Benjamin James, and Benjamin James Gaska. "ParForPy: Loop Parallelism in Python." Thesis, The University of Arizona, 2017. http://hdl.handle.net/10150/625320.

Full text

Abstract:

Scientists are trending towards usage of high-level programming languages such as Python. The convenience of these languages often have a performance cost. As the amount of data being processed increases this can make using these languages unfeasible. Parallelism is a means to achieve better performance, but many users are unaware of it, or find it difficult to work with. This thesis presents ParForPy, a means for loop-parallelization to to simplify usage of parallelism in Python for users. Discussion is included for determining when parallelism matches well with the problem. Resu

APA, Harvard, Vancouver, ISO, and other styles

22

Zaitzow, Michael (Michael D. ). Carleton University Dissertation Religion. "Biblical parallelism in 2 Samuel." Ottawa, 1994.

Find full text

APA, Harvard, Vancouver, ISO, and other styles

23

Chandramohan, Kiran. "Mapping parallelism to heterogeneous processors." Thesis, University of Edinburgh, 2016. http://hdl.handle.net/1842/22028.

Full text

Abstract:

Most embedded devices are based on heterogeneous Multiprocessor System on Chips (MPSoCs). These contain a variety of processors like CPUs, micro-controllers, DSPs, GPUs and specialised accelerators. The heterogeneity of these systems helps in achieving good performance and energy efficiency but makes programming inherently difficult. There is no single programming language or runtime to program such platforms. This thesis makes three contributions to these problems. First, it presents a framework that allows code in Single Program Multiple Data (SPMD) form to be mapped to a heterogeneous platf

APA, Harvard, Vancouver, ISO, and other styles

24

D'Souza, Sammy Raymond. "Parallelizing a nondeterministic optimization algorithm." CSUSB ScholarWorks, 2007. https://scholarworks.lib.csusb.edu/etd-project/3084.

Full text

Abstract:

This research explores the idea that for certain optimization problems there is a way to parallelize the algorithm such that the parallel efficiency can exceed one hundred percent. Specifically, a parallel compiler, PC, is used to apply shortcutting techniquest to a metaheuristic Ant Colony Optimization (ACO), to solve the well-known Traveling Salesman Problem (TSP) on a cluster running Message Passing Interface (MPI). The results of both serial and parallel execution are compared using test datasets from the TSPLIB.

APA, Harvard, Vancouver, ISO, and other styles

25

Janaki, S. "A Parallelizing Compiler for Fortran." Thesis, Indian Institute of Science, 1999. https://etd.iisc.ac.in/handle/2005/79.

Full text

Abstract:

With the advent of Distributed Memory Machines (DMMs) numerous work have been undertaken to ease the work of a programmer these systems. Data parallel languages like Fortran D, Vienna Fortran, High Performance Fortran and C+ allow the user to specify data distribution across processor with some directives, and the compiler for these language use the directives to compile the programme in to an SPMD code. There are number of old program which are still in use and rewriting them in to new data parallel languages is a costly effort. Most of the work on these parallelizing compilers concentrate o

APA, Harvard, Vancouver, ISO, and other styles

26

Janaki, S. "A Parallelizing Compiler for Fortran." Thesis, Indian Institute of Science, 1999. http://hdl.handle.net/2005/79.

Full text

Abstract:

With the advent of Distributed Memory Machines (DMMs) numerous work have been undertaken to ease the work of a programmer these systems. Data parallel languages like Fortran D, Vienna Fortran, High Performance Fortran and C+ allow the user to specify data distribution across processor with some directives, and the compiler for these language use the directives to compile the programme in to an SPMD code. There are number of old program which are still in use and rewriting them in to new data parallel languages is a costly effort. Most of the work on these parallelizing compilers concentrate on

APA, Harvard, Vancouver, ISO, and other styles

27

Paiva, élcio Precioso de. "Uma proposta de controle de paralelismo de inversores com a rede elétrica utilizando-se a técnica de realimentação de fase." Universidade Federal de Uberlândia, 2006. https://repositorio.ufu.br/handle/123456789/14311.

Full text

Abstract:

Fundação de Amparo a Pesquisa do Estado de Minas Gerais<br>The purpose of this work is to present an active and reactive power flow controller applied to inverter paralelism with the stiff AC system. An additional loop is implemented into a conventional control loop based on the characteristic curves of active power versus frequency and reactive power versus voltage. This loop uses the active power variation as feedback to generate the load angle of the voltage reference of the inverter, when it is connected in parallel with the electric network. As a consequence, the active and reactive trans

APA, Harvard, Vancouver, ISO, and other styles

28

Fung, Wilson Wai Lun. "GPU computing architecture for irregular parallelism." Thesis, University of British Columbia, 2015. http://hdl.handle.net/2429/51932.

Full text

Abstract:

Many applications with regular parallelism have been shown to benefit from using Graphics Processing Units (GPUs). However, employing GPUs for applications with irregular parallelism tends to be a risky process, involving significant effort from the programmer and an uncertain amount of performance/efficiency benefit. One known challenge in developing GPU applications with irregular parallelism is the underutilization of SIMD hardware in GPUs due to the application’s irregular control flow behavior, known as branch divergence. Another major development effort is to expose the available para

APA, Harvard, Vancouver, ISO, and other styles

29

Yu, Congcong. "Parallelizing ensemble techniques for data mining." Thesis, National Library of Canada = Bibliothèque nationale du Canada, 2001. http://www.collectionscanada.ca/obj/s4/f2/dsk3/ftp04/MQ59416.pdf.

Full text

APA, Harvard, Vancouver, ISO, and other styles

30

Alahmadi, Marwan Ibrahim. "Optimizing data parallelism in applicative languages." Diss., Georgia Institute of Technology, 1990. http://hdl.handle.net/1853/8457.

Full text

APA, Harvard, Vancouver, ISO, and other styles

31

Johnson, Anne. "Parallelising implicit methods on unstructured grids." Thesis, University of Oxford, 1996. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.320231.

Full text

APA, Harvard, Vancouver, ISO, and other styles

32

Kilpatrick, P. L. "An application of parallelism to compilation." Thesis, Queen's University Belfast, 1985. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.373538.

Full text

APA, Harvard, Vancouver, ISO, and other styles

33

Daniel, John W. H. "Exploiting application parallelism in production systems." Thesis, Cranfield University, 1990. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.279737.

Full text

APA, Harvard, Vancouver, ISO, and other styles

34

Jouret, Guido Karel. "Exploiting data-parallelism in functional languages." Thesis, Imperial College London, 1991. http://hdl.handle.net/10044/1/46852.

Full text

APA, Harvard, Vancouver, ISO, and other styles

35

Abeydeera, Maleen Hasanka (Weeraratna Patabendige Maleen Hasanka). "Optimizing throughput architectures for speculative parallelism." Thesis, Massachusetts Institute of Technology, 2017. http://hdl.handle.net/1721.1/111930.

Full text

Abstract:

Thesis: S.M., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2017.<br>Cataloged from PDF version of thesis.<br>Includes bibliographical references (pages 57-62).<br>Throughput-oriented architectures, like GPUs, use a large number of simple cores and rely on application-level parallelism, using multithreading to keep the cores busy. These architectures work well when parallelism is plentiful but work poorly when its not. Therefore, it is important to combine these techniques with other hardware support for parallelizing challenging applications

APA, Harvard, Vancouver, ISO, and other styles

36

Siapas, Athanassios G. "Criticality and parallelism in combinatorial optimization." Thesis, Massachusetts Institute of Technology, 1996. http://hdl.handle.net/1721.1/11009.

Full text

Abstract:

Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1996.<br>Includes bibliographical references (p. 60-63).<br>by Athanassios G. Siapas.<br>Ph.D.

APA, Harvard, Vancouver, ISO, and other styles

37

Perez, Ruben (Ruben M. ). "Speculative parallelism in Intel Cilk Plus." Thesis, Massachusetts Institute of Technology, 2012. http://hdl.handle.net/1721.1/77032.

Full text

Abstract:

Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2012.<br>Cataloged from PDF version of thesis.<br>Includes bibliographical references (p. 37).<br>Certain algorithms can be effectively parallelized at the cost of performing some redundant work. One example is searching an unordered tree graph for a particular node. Each subtree can be searched in parallel by a separate thread. Once a single thread is successful, however, the work of the others is unneeded and should be ended. This type of computation is known as speculative parallel

APA, Harvard, Vancouver, ISO, and other styles

38

McFarland, Daniel James. "Exploiting Malleable Parallelism on Multicore Systems." Thesis, Virginia Tech, 2011. http://hdl.handle.net/10919/33819.

Full text

Abstract:

As shared memory platforms continue to grow in core counts, the need for context-aware scheduling continues to grow. Context-aware scheduling takes into account characteristics of the system and application performance when making decisions. Traditionally applications run on a static thread count that is set at compile-time or at job start time, without taking into account the dynamic context of the system, other running applications, and potentially the performance of the application itself. However, many shared memory applications can easily be converted to malleable applications, that is, a

APA, Harvard, Vancouver, ISO, and other styles

39

Ekstam, Ljusegren Hannes, and Hannes Jonsson. "Parallelizing Digital Signal Processing for GPU." Thesis, Linköpings universitet, Programvara och system, 2020. http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-167189.

Full text

Abstract:

Because of the increasing importance of signal processing in today's society, there is a need to easily experiment with new ways to process signals. Usually, fast-performing digital signal processing is done with special-purpose hardware that are difficult to develop for. GPUs pose an alternative for fast performing digital signal processing. The work in this thesis is an analysis and implementation of a GPU version of a digital signal processing chain provided by SAAB. Through an iterative process of development and testing, a final implementation was achieved. Two benchmarks, both comprised

APA, Harvard, Vancouver, ISO, and other styles

40

DUARTE, Rafael Machado. "Parallelizing Java programs using transformation laws." Universidade Federal de Pernambuco, 2008. https://repositorio.ufpe.br/handle/123456789/2357.

Full text

Abstract:

Made available in DSpace on 2014-06-12T15:57:17Z (GMT). No. of bitstreams: 2 arquivo3161_1.pdf: 1109714 bytes, checksum: 63bb826b538cafab9528cb9cb8274bdc (MD5) license.txt: 1748 bytes, checksum: 8a4605be74aa9ea9d79846c1fba20a33 (MD5) Previous issue date: 2008<br>Conselho Nacional de Desenvolvimento Científico e Tecnológico<br>Com a adoção pelo mercado dos processadores de nucleos multiplos, o uso de threads em Java se torna cada vez mais proveitoso. O desenvolvimento de sistemas paralelos e, entretanto, uma tarefa que poucos desenvolvedores estão capacitados a enfrentar. Dado esse cont

APA, Harvard, Vancouver, ISO, and other styles

41

Rodriguez, Villamizar Gustavo Enrique. "A Graphical Representation of Exposed Parallelism." BYU ScholarsArchive, 2017. https://scholarsarchive.byu.edu/etd/6467.

Full text

Abstract:

Modern-day microprocessors are measured in part by their parallel performance. Parallelizing sequential programs is a complex task, requiring data dependence analysis of the program constructs. Researchers in the field of parallel optimization are working on shifting the optimization effort from the programmer to the compiler. The goal of this work is for the compiler to visually expose the parallel characteristics of the program to researchers as well as programmers for a better understanding of the parallel properties of their programs. In order to do that we developed Exposed Parallelism Vi

APA, Harvard, Vancouver, ISO, and other styles

42

Chrisman, Dan Alvin Jr. "Limits to parallelism in scientific computing." W&M ScholarWorks, 1999. https://scholarworks.wm.edu/etd/1539623947.

Full text

Abstract:

The goal of our research is to decrease the execution time of scientific computing applications. We exploit the application's inherent parallelism to achieve this goal. This exploitation is expensive as we analyze sequential applications and port them to parallel computers. Many scientifically computational problems appear to have considerable exploitable parallelism; however, upon implementing a parallel solution on a parallel computer, limits to the parallelism are encountered. Unfortunately, many of these limits are characteristic of a specific parallel computer. This thesis explores these

APA, Harvard, Vancouver, ISO, and other styles

43

Shah, Bankim. "Exploiting and/or Parallelism in Prolog." PDXScholar, 1991. https://pdxscholar.library.pdx.edu/open_access_etds/4223.

Full text

Abstract:

Logic programming languages have generated increasing interest over the last few years. Logic programming languages like Prolog are being explored for different applications. Prolog is inherently parallel. Attempts are being made to utilize this inherent parallelism. There are two kinds of parallelism present in Prolog, OR parallelism and AND parallelism. OR parallelism is relatively easy to exploit while AND parallelism poses interesting issues. One of the main issues is dependencies between literals. It is very important to use the AND parallelism available in the language structure as not e

APA, Harvard, Vancouver, ISO, and other styles

44

Zimmermann, Stephan. "Evaluierung und Tuning von parallelen Datenbanksystemen." [S.l. : s.n.], 2000. http://deposit.ddb.de/cgi-bin/dokserv?idn=962069647.

Full text

APA, Harvard, Vancouver, ISO, and other styles

45

Rehm, W. "Portierbare numerische Simulation auf parallelen Architekturen." Universitätsbibliothek Chemnitz, 1998. http://nbn-resolving.de/urn:nbn:de:bsz:ch1-199800931.

Full text

Abstract:

The workshop ¨Portierbare numerische Simulationen auf parallelen Architekturen¨ (¨Portable numerical simulations on parallel architectures¨) was organized by the Fac- ulty of Informatics/Professorship Computer Architecture at 18 April 1996 and held in the framework of the Sonderforschungsbereich (Joint Research Initiative) ¨Numerische Simulationen auf massiv parallelen Rechnern¨ (SFB 393) (¨Numerical simulations on massiv parallel computers¨) ( http://www.tu-chemnitz.de/~pester/sfb/sfb393.html ) The SFB 393 is funded by the German National Science Foundation (DFG). The purpose of the workshop

APA, Harvard, Vancouver, ISO, and other styles

46

Santos, Luiz Cláudio Villar dos. "Exploiting instruction-level parallelism a constructive approach /." Eindhoven : Technische Universiteit Eindhoven, 1998. http://catalog.hathitrust.org/api/volumes/oclc/40847445.html.

Full text

APA, Harvard, Vancouver, ISO, and other styles

47

Tejedor, Saavedra Enric. "Programming and parallelising applications for distributed infrastructures." Doctoral thesis, Universitat Politècnica de Catalunya, 2013. http://hdl.handle.net/10803/129576.

Full text

Abstract:

The last decade has witnessed unprecedented changes in parallel and distributed infrastructures. Due to the diminished gains in processor performance from increasing clock frequency, manufacturers have moved from uniprocessor architectures to multicores; as a result, clusters of computers have incorporated such new CPU designs. Furthermore, the ever-growing need of scienti c applications for computing and storage capabilities has motivated the appearance of grids: geographically-distributed, multi-domain infrastructures based on sharing of resources to accomplish large and complex tasks. More

APA, Harvard, Vancouver, ISO, and other styles

48

Hara, Yuko, Hiroyuki Tomiyama, Shinya Honda, Hiroaki Takada, and Katsuya Ishii. "Behavioral Partitioning with Exploiting Function-Level Parallelism." IEEE, 2008. http://hdl.handle.net/2237/12102.

Full text

APA, Harvard, Vancouver, ISO, and other styles

49

Eriksson, Mikael. "Linné : an object oriented language with parallelism." Licentiate thesis, Luleå tekniska universitet, Datavetenskap, 1990. http://urn.kb.se/resolve?urn=urn:nbn:se:ltu:diva-26317.

Full text

APA, Harvard, Vancouver, ISO, and other styles

50

Shamaileh, Sana Fadi Adel. "The translation of parallelism in political speeches." Thesis, University of Salford, 2011. http://usir.salford.ac.uk/26907/.

Full text

Abstract:

The Translation of Parallelism in Political Speeches The core focus of this research centres on the rhetorical device parallelism, -which is frequently used in Arabic, particularly in the context of political discourse. The aim of this study is to investigate the way parallelism is dealt with when translated from Arabic into English in terms of its function, patterns and frequency and whether it manifests an impact on ST recipients. The research will draw on Critical Discourse Analysis (CDA) in the investigation of the context of the research, which centers on political discourse and argumenta

APA, Harvard, Vancouver, ISO, and other styles

We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!