Relevant bibliographies by topics / PD carrier PWM / Journal articles
To see the other types of publications on this topic, follow the link: PD carrier PWM.

Journal articles on the topic 'PD carrier PWM'

Author: Grafiati
Published: 5 June 2025
Last updated: 2 August 2025

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the top 50 journal articles for your research on the topic 'PD carrier PWM.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Browse journal articles on a wide variety of disciplines and organise your bibliography correctly.

1

Teja, B. Ravi. "Carrier based PD and POD PWM Technique for MLI." International Journal for Research in Applied Science and Engineering Technology 9, no. VI (2021): 5410–15. http://dx.doi.org/10.22214/ijraset.2021.36199.

Full text
Abstract:
This paper presents the design of gate drive circuit for controlling of multilevel inverter (MLI) with Phase Disposition (PD), Phase Opposition Disposition (POD) pulse width modulation (PWM) switching control technique.
APA, Harvard, Vancouver, ISO, and other styles
2

Satiawan, I. Nyoman Wahyu, Decky Ardhyadwipa Janustanto, and I. Made Budi Suksmadana. "Kinerja Metode Carrier Based Sinusoidal PWM Inverter 3-tingkat untuk Pengaturan Kecepatan Motor Induksi 3-phase." Jurnal Arus Elektro Indonesia 10, no. 1 (2024): 34. http://dx.doi.org/10.19184/jaei.v10i1.47715.

Full text
Abstract:
Paper ini membandingkan kinerja metoda Carrier Based Sinusoidal PWM (Sin-PWM) inverter 3-tingkat untuk pengaturan kecepatan motor induksi 3-phase. Inverter 3-tingkat dengan tipe Dioda Clamped / NPC inverter dan pembangkit pulsa PWM dimodelkan dengan menggunakan Matlab/Simulink. Hasil simulasi menunjukkan THD tegangan keluaran dan THD arus stator ketika sistem yang dikontrol dengan metoda In-Phase Disposition Sin-PWM (PD Sin-PWM) menunjukkan nilai yang paling rendah dibandingkan dengan sistem yang dikontrol dengan metoda Phase Opposition Disposition Sin-PWM dan inverter 2-tingkat pada semua ren
APA, Harvard, Vancouver, ISO, and other styles
3

İNCİ, Mustafa. "Performance Evaluation of Multi-carrier PWM Techniques: PD, POD and APOD." International Journal of Applied Mathematics Electronics and Computers 7, no. 2 (2019): 38–43. http://dx.doi.org/10.18100/ijamec.569660.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Abirami, R., V. Jaikrishna, N. Chellammal, Dash Sekar Subhransu, and V. Velmurugan. "Three Phase Hybrid 7-Level Inverter with 60 Degree PWM Scheme for PV Applications." Advanced Materials Research 768 (September 2013): 84–89. http://dx.doi.org/10.4028/www.scientific.net/amr.768.84.

Full text
Abstract:
In this paper, a hybrid multilevel inverter (MLI) with reduced number of components is modelled by deriving its source from solar PV array. The power switches of this MLI are controlled by utilizing the pulses derived by comparing the reference and carrier signal. The reference signal for the modulation process is based on 60 degree PWM. The carriers considered for the modulation process are triangular carrier wave and inverted sine carrier wave arranged in phase Disposition (PD) multicarrier method. The output voltage waveform of this hybrid MLI under consideration is analyzed with different
APA, Harvard, Vancouver, ISO, and other styles
5

Sureshpandiarajan, P., S. P. Natarajan, C. R. Balamurugan та K. Ramasamy. "Assessment of Equal and Unequal Amplitude Carriers for a 1Φ Five Level Flying Capacitor Multilevel Inverter". TELKOMNIKA Indonesian Journal of Electrical Engineering 15, № 2 (2015): 229. http://dx.doi.org/10.11591/tijee.v15i2.1535.

Full text
Abstract:
<p class="IEEEAuthorAffiliation">This work presents the comparison of various Pulse Width Modulation (PWM) techniques for the chosen single phase half bridge FCMLI (Flying Capacitor Multi Level Inverter). In this paper, a single phase half bridge flying capacitor multilevel inverter is controlled with sinusoidal, THI (Third Harmonic Injection), Trapezoidal and TAR (Trapezoidal Amalgamated Reference)reference with Equal Amplitude Carriers (EAC) and UEAC (Un Equal Amplitude Carriers). The proposed EAC and UEAC is applied for various PWM strategies. The PWM methods used for the analysis are
APA, Harvard, Vancouver, ISO, and other styles
6

Kathalingam, Sebasthi, and Porkumaran Karantharaj. "Comparison of Multiple Carrier Disposition PWM Techniques Applied for Multi-Level Shunt Active Filter." Journal of Electrical Engineering 63, no. 4 (2012): 261–65. http://dx.doi.org/10.2478/v10187-012-0037-3.

Full text
Abstract:
Comparison of Multiple Carrier Disposition PWM Techniques Applied for Multi-Level Shunt Active FilterThis work presents the simulation of a shunt active filter using seven-level cascaded inverter. The ultimate objective is to bring out the influence of multiple carrier level shifted PWM techniques on the performance of a shunt active filter. Classical disposition PWM techniques such as PD, POD and APOD have been used to generate the gating signals for the inverter active switches. A comparison is presented to substantiate the effect of these techniques in filtering. The comparison is made from
APA, Harvard, Vancouver, ISO, and other styles
7

Effendi, Effendi, Ira Devi Sara, and Rakhmad Syafutra Lubis. "Disain SPWM Multilevel Inverter Satu Fasa Lima Belas Level." Jurnal Rekayasa Elektrika 12, no. 2 (2016): 60. http://dx.doi.org/10.17529/jre.v12i2.3966.

Full text
Abstract:
Fifteen level single phase multilevel inverter is constructed using power circuit consist of 7 MOSFETs, seven independents DC sources, seven diodes, and an H-Bridge circuit. Switching method used in this MLI is sinusoidal pulse width modulation (SPWM) multicarrier where the reference wave in the form of a sinusoidal wave. Multicarrier SPWM circuit is designed using electronic components such as Op-Amp that used as a comparator and some logic gates such as AND, OR and NOT gate to trigger S1, S2, S3, S4, S5, S6, S7, and H-Bridge circuit. Carrier waves used in this MLI modified from the triangle
APA, Harvard, Vancouver, ISO, and other styles
8

Patel, Satish D. "Simulation Based on High Switching Frequency H-Bridge 5-Level Multilevel Inverter Using Level Shifted In Phase Disposition (IPD) Modulation." International Journal for Research in Applied Science and Engineering Technology 13, no. 2 (2025): 569–75. https://doi.org/10.22214/ijraset.2025.66891.

Full text
Abstract:
Analytical solutions of Pulse Width Modulation (PWM) strategies for multilevel Cascaded H-Bridge inverters are presented. These solutions show that the Phase Disposition (PD) PWM strategy for Cascaded H-Bridge Multilevel inverters are presented, When the carrier frequencies are adjusted to achieve the same number of total switch transitions for each inverter over one fundamental cycle. From this understanding, a method is proposed to apply the harmonically superior Phase Disposition (PD) PWM strategy for NPC inverters to Cascaded inverters, to achieve improved harmonic performance for the modu
APA, Harvard, Vancouver, ISO, and other styles
9

Arun, V., B. Shanthi, and M. Arumugam. "Analysis of Binary DC Source Reduced Switch 7-level Inverter." International Journal of Power Electronics and Drive Systems (IJPEDS) 6, no. 1 (2015): 70. http://dx.doi.org/10.11591/ijpeds.v6.i1.pp70-76.

Full text
Abstract:
This paper proposes a binary DC source reduced switch 7-level inverter. Binary DC source reduced switch inverter is triggered by the Unipolar PWM strategy having sinusoidal and trapezoidal reference with triangular carriers. These Pulse Width Modulating (PWM) strategies include Phase Disposition (PD), Alternate Phase Opposition Disposition (APOD), Carrier Overlapping (CO). Performance factors like Total Harmonic Distortion (THD), VRMS (fundamental) and crest factor are evaluated for various modulation indices. Simulations were performed using MATLAB-SIMULINK. It is observed that UPDPWM strateg
APA, Harvard, Vancouver, ISO, and other styles
10

Shukla, Anshuman, Arindam Ghosh, and Avinash Joshi. "Natural Balancing of Flying Capacitor Voltages in Multicell Inverter Under PD Carrier-Based PWM." IEEE Transactions on Power Electronics 26, no. 6 (2011): 1682–93. http://dx.doi.org/10.1109/tpel.2010.2089807.

Full text
APA, Harvard, Vancouver, ISO, and other styles
11

Ramakrishna, Elluru, Jayakrishna Gadhamappagari, and Peddakotla Sujatha. "Auto tuning of PI Gains using Cuttlefish Optimization for DC Link Voltage Control in a 5-level HB MMC D-STATCOM." Engineering, Technology & Applied Science Research 13, no. 6 (2023): 12086–91. http://dx.doi.org/10.48084/etasr.6413.

Full text
Abstract:
The performance of a Half Bridge (HB) Modular Multilevel Converter (MMC) for D-STATCOM application is studied in this article. For the control of MMC switches, the Carrier-Based (CB) Pulse Width Modulation (PWM) scheme has been selected as the appropriate method. There are two types of CB PWM schemes such as phase shift and level shift. Phase Disposition (PD), Phase Opposition Disposition (POD), and Alternate Phase Opposite Disposition (APOD) are the three different types of PWM that are used in level shifts. The PD CB PWM is projected in this work due to its simplicity and accuracy. The conve
APA, Harvard, Vancouver, ISO, and other styles
12

Cuong, Quoc Thai Lam, and Nho Van Nguyen. "A carrier pulse width modulation for asymmetric three-level NPC inverter." International Journal of Power Electronics and Drive Systems (IJPEDS) 15, no. 3 (2024): 1573–82. https://doi.org/10.11591/ijpeds.v15.i3.pp1573-1582.

Full text
Abstract:
The three-level neutral point clamped (NPC) inverters are widely used in practice. One of nowadays research trends of multilevel inverter topologies has been reduction of switch number. For this aim, this paper presents an asymmetric three level NPC inverter and study on output performance of phase disposition (PD) carrier pulse width modulation (CBPWM) for different offset voltage functions. A MATLAB/Simulink model of three-level asymmetric NPC inverter is developed to examine the impact of varying the offset voltage on the CBPWM output performances. Total harmonics distortions factors (THD)
APA, Harvard, Vancouver, ISO, and other styles
13

Meenalochani, K., B. Shanthi, C. R.Balamurugan, and G. Prem sunder. "Performance analysis on bipolar PWM strategies for single phase quasi-Z-source fed seven level modified cascaded H-bridge inverter with asymmetric switched-inductor cell." International Journal of Engineering & Technology 7, no. 2.8 (2018): 583. http://dx.doi.org/10.14419/ijet.v7i2.8.10525.

Full text
Abstract:
Multilevel inverters are adopted for high power applications due to its lower harmonic distortion and reduced device voltage stress which also permit to use the renewable energy resources effectively. This paper presents performance study of various PWM strategies for single phase Quasi-Z-source fed seven level Modified Cascaded H-Bridge Inverter with asymmetric switched-inductor cell. Simulation using MATLAB-SIMULINK is performed with bipolar multi-carrier PD, APOD, POD PWM techniques with sine wave reference and trapezoidal reference for the chosen Quasi-Z-source modified CHB MLI. This paper
APA, Harvard, Vancouver, ISO, and other styles
14

Kumar, Kanike Vinod, and R. Saravana Kumar. "Real time simulation of reduced switch multilevel inverter with PWM switching sequence control." International Journal of Power Electronics and Drive Systems (IJPEDS) 12, no. 4 (2021): 2305. http://dx.doi.org/10.11591/ijpeds.v12.i4.pp2305-2313.

Full text
Abstract:
<span lang="EN-US">Reduction of switch count in symmetrical and asymmetrical reduced switch multilevel inverter designs has been proposed regularly with operation of conventional carrier-based pulse width modulation technique. In this study, a novel structure of symmetrical Hexa shaped model reduced switch seven level output inverter is proposed without any auxiliary switch and H-bridge. Proposed structure offers a smaller number of switch count and voltage sources which results in the cost and complexity reduction of its implementation. To operate the switching sequence of inverter from
APA, Harvard, Vancouver, ISO, and other styles
15

Kanike, Vinod Kumar, and Vinod Kumar Kanike. "Real time simulation of reduced switch multilevel inverter with PWM switching sequence control." International Journal of Power Electronics and Drive Systems (IJPEDS) 12, no. 4 (2021): 2305–13. https://doi.org/10.11591/ijpeds.v12.i4.pp2305-2313.

Full text
Abstract:
Reduction of switch count in symmetrical and asymmetrical reduced switch multilevel inverter designs has been proposed regularly with operation of conventional carrier-based pulse width modulation technique. In this study, a novel structure of symmetrical Hexa shaped model reduced switch seven level output inverter is proposed without any auxiliary switch and H-bridge. Proposed structure offers a smaller number of switch count and voltage sources which results in the cost and complexity reduction of its implementation. To operate the switching sequence of inverter from carrier based alternativ
APA, Harvard, Vancouver, ISO, and other styles
16

Cuong, Quoc Thai Lam, and Nho Van Nguyen. "A carrier pulse width modulation for asymmetric three-level NPC inverter." International Journal of Power Electronics and Drive Systems (IJPEDS) 15, no. 3 (2024): 1573. http://dx.doi.org/10.11591/ijpeds.v15.i3.pp1573-1582.

Full text
Abstract:
The three-level neutral point clamped (NPC) inverters are widely used in practice. One of nowadays research trends of multilevel inverter topologies has been reduction of switch number. For this aim, this paper presents an asymmetric three level NPC inverter and study on output performance of phase disposition (PD) carrier pulse width modulation (CBPWM) for different offset voltage functions. A MATLAB/Simulink model of three-level asymmetric NPC inverter is developed to examine the impact of varying the offset voltage on the CBPWM output performances. Total harmonics distortions factors (THD)
APA, Harvard, Vancouver, ISO, and other styles
17

Ch., Lokeshwar Reddy, and Janardhan G. "Enhancing the Performance of Multilevel Inverters using Modified SVPWM Techniques." International Journal of Engineering and Advanced Technology (IJEAT) 9, no. 3 (2020): 3632–40. https://doi.org/10.35940/ijeat.B4402.029320.

Full text
Abstract:
In this paper, two types seven-level multilevel inverters in three phase configuration, Cascaded H-bridge Multilevel Inverter (CMLI) and Diode Clamped Multilevel Inverter (DCMLI) are simulated and compared the results for three different carrier PWM techniques. Here, Carrier based Sinusoidal Pulse Width Modulation (SPWM), Third Harmonic Injected Pulse Width Modulation (THIPWM) and Modified Carrier-Based Space Vector Pulse Width Modulation (SVPWM) are used as modulation strategies. These modulation strategies include Phase Disposition technique (PD), Phase Opposition Disposition technique (POD)
APA, Harvard, Vancouver, ISO, and other styles
18

Alahmad, Adil, Firat Kaçar, and Cengiz Polat Uzunoğlu. "Medium-Voltage Drives (MVD) - Performance Analysis of Seven-Level Cascaded H-Bridge Multilevel Driver." WSEAS TRANSACTIONS ON ELECTRONICS 14 (November 7, 2023): 57–64. http://dx.doi.org/10.37394/232017.2023.14.7.

Full text
Abstract:
The drawbacks of traditional inverters, particularly in high-power applications and medium voltage, have been highlighted in previous investigations. Due to the cascaded H-bridge multilevel driver (CHBMD) harmonic characteristics improved and power enhanced, inverters with multiple levels are increasingly popular for high-power applications. The scientific literature has documented works on multilevel inverter topologies, control strategies, and applications. Additionally, no conclusive results investigate or rate a three-phase multilevel inverter's effectiveness. The present investigation eva
APA, Harvard, Vancouver, ISO, and other styles
19

Youssef, Babkrani, Mourad Gourmaj, Naddami Ahmed, Choukri Karim, and Hayani Mounir Sanaa. "Implementation of a modified carrier-based PWM technique for a cascaded MLI using DSP microcontroller." International Journal of Power Electronics and Drive Systems 14, no. 3 (2023): 1523~1533. https://doi.org/10.11591/ijpeds.v14.i3.pp1523-1533.

Full text
Abstract:
A multi-level converter is a power electronic device desired to generate a desired AC voltage level using several introduced DC voltages, the output voltage of the converter is characterized by a low harmonic content (THD) compared to conventional inverters. The adopted innovative design permits the independent control of PV modules, enabling, in this way, to operate independently and won’t be very affected by intermittence. Additionally in this paper, a new control strategy based on sinusoidal pulse width modulation (SPWM) technique is analyzed for cascaded H-Bridge inverter. In this ne
APA, Harvard, Vancouver, ISO, and other styles
20

Babkrani, Youssef, Gourmaj Mourad, Ahmed Naddami, Karim Choukri, and Sanaa Hayani Mounir. "Implementation of a modified carrier-based PWM technique for a cascaded MLI using DSP microcontroller." International Journal of Power Electronics and Drive Systems (IJPEDS) 14, no. 3 (2023): 1523. http://dx.doi.org/10.11591/ijpeds.v14.i3.pp1523-1533.

Full text
Abstract:
<p><span lang="EN-US">A multi-level converter is a power electronic device desired to generate a desired AC voltage level using several introduced DC voltages, the output voltage of the converter is characterized by a low harmonic content (THD) compared to conventional inverters. The adopted innovative design permits the independent control of PV modules, enabling, in this way, to operate independently and won’t be very affected by intermittence. Additionally in this paper, a new control strategy based on sinusoidal pulse width modulation (SPWM) technique is analyzed for cascaded H
APA, Harvard, Vancouver, ISO, and other styles
21

Balamurugan, Chinnapettai Ramalingam, S. P. Natarajan, T. S. Anandhi, and R. Bensaraj. "Hardware Implementation of Cascaded Hybrid Multilevel Inverter with Reduced Number of Switches." Indonesian Journal of Electrical Engineering and Computer Science 3, no. 2 (2016): 314. http://dx.doi.org/10.11591/ijeecs.v3.i2.pp314-322.

Full text
Abstract:
<p class="JESTECAbstract">This paper presents the comparison of various multicarrier Pulse Width Modulation (PWM) techniques for the Cascaded Hybrid Multi Level Inverter (CHBMLI). Due to switch combination redundancies, there are certain degrees of freedom to generate the five level AC output voltage. This paper presents the use of Control Freedom Degree (CFD) combination. The effectiveness of the PWM strategies developed using CFD are demonstrated by simulation and experimentation. The simulation results indicate that the chosen five level inverter triggered by the developed Phase Dispo
APA, Harvard, Vancouver, ISO, and other styles
22

Bhukya, Ravikumar, and P. Satish Kumar. "Modeling, Analysis and Comparative of Down Sampling based Clamping SV PWM for Cascaded and Diode Clamped Multilevel Inverter fed Induction Motor Drive." Indonesian Journal of Electrical Engineering and Computer Science 7, no. 3 (2017): 698. http://dx.doi.org/10.11591/ijeecs.v7.i3.pp698-707.

Full text
Abstract:
This paper presents investigation and performance analysis of novel down sampling based clamping SV PWM technique for diode and cascaded Multi-level Invereter fed to Induction motor drive. A novel down sampling based clamping SVPWM has developed by adding triangular off set to sinusoidal fundamental waveform is modified by down sampling the reference wave by order of 10 so this technique is called clamping space vector pulse width modulation techniques such as PD, POD and APOD. so as to shift the lower order harmonics to higher order side. This novel carrier is compared with the offset injecte
APA, Harvard, Vancouver, ISO, and other styles
23

Ravikumar, Bhukya, and Satish kumar P. "Modeling, Analysis and Comparative of Down Sampling based Clamping SV PWM for Cascaded and Diode Clamped Multilevel Inverter fed Induction Motor Drive." Indonesian Journal of Electrical Engineering and Computer Science 5, no. 1 (2017): 698–707. https://doi.org/10.11591/ijeecs.v7.i3.pp698-707.

Full text
Abstract:
This paper presents investigation and performance analysis of novel down sampling based clamping SV PWM technique for diode and cascaded Multi-level Invereter fed to Induction motor drive. A novel down sampling based clamping SVPWM has developed by adding triangular off set to sinusoidal fundamental waveform is modified by down sampling the reference wave by order of 10 so this technique is called clamping space vector pulse width modulation techniques such as PD, POD and APOD. so as to shift the lower order harmonics to higher order side. This novel carrier is compared with the offset injecte
APA, Harvard, Vancouver, ISO, and other styles
24

Dargahi, Vahid. "Detailed and comprehensive mathematical modeling of flying-capacitor stacked multicell multilevel converters." COMPEL: The International Journal for Computation and Mathematics in Electrical and Electronic Engineering 33, no. 1/2 (2013): 483–526. http://dx.doi.org/10.1108/compel-07-2012-0110.

Full text
Abstract:
Purpose – This study aims to propose a mathematical model for stacked multicell converters (SMCs), to be exploited in the analytic determination of natural voltage balancing dynamics of the flying-capacitor (FC) stacked multicell multilevel converters, i.e. investigations of the start-up behavior, dynamic response, and natural voltage balancing phenomenon. Design/methodology/approach – The crux of the proposed strategy is based on the closed-form analytic solution derivation for the switching functions used in the switching of the SMCs operated under phase disposition (PD) and phase shifted ca
APA, Harvard, Vancouver, ISO, and other styles
25

Ibrahim, Danny, and Kais Aboud. "Multi-level inverter for driving PV water pumps." Association of Arab Universities Journal of Engineering Sciences 27, no. 4 (2020): 62–71. http://dx.doi.org/10.33261/https://doi.org/10.33261/jaaru.2020.27.4.006.

Full text
Abstract:
In this research, we have developed a system for driving PV water pumps based on multi-level inverters, where cascaded H-Bridge-MLI was studied to improve conversion efficiency, by testing three different strategies to generate pulses for electronic elements and determining the best strategy between them, then compare it with the traditional 2-LEVEL inverter circuit. The results showed the superiority of Phase Disposition (PD-PWM) strategy, where the THD Ratio of the voltage and current wave was minimal compared to the other strategies at different carrier wave frequencies in addition to study
APA, Harvard, Vancouver, ISO, and other styles
26

C., R. Balamurugan, Vijayakumar P., and Sengolrajan T. "A novel impedance source fed H-type flying capacitor multilevel inverter." International Journal of Advances in Applied Sciences (IJAAS) 8, no. 3 (2019): 225–31. https://doi.org/10.11591/ijaas.v8.i3.pp225-231.

Full text
Abstract:
In this paper, simulation using MATLAB/SIMULINK is performed with bipolar triangular fixed amplitude multi-carrier Phase Disposition (PD) PWM strategy with sine wave, Third Harmonic Injection, 60-degree Pulse Width Modulation and stepped wave reference for the chosen impedance Source based H-Type flying capacitor Multilevel Inverter (ISBH-Type FCMLI). The root means square value of the fundamental component and Total Harmonic Distortion of the output voltage which are the most important performance indices for the chosen inverter topologies are evaluated presented and compared for various refe
APA, Harvard, Vancouver, ISO, and other styles
27

Nunsavath, Susheela, and Satish Kumar P. "Performance Evaluation of Multicarrier Based Techniques for Single Phase Hybrid Multilevel Inverter using Reduced Switches." Indonesian Journal of Electrical Engineering and Computer Science 5, no. 1 (2017): 676–86. https://doi.org/10.5281/zenodo.4146266.

Full text
Abstract:
The multilevel inverters are very popular in high power high voltage applications. However the multilevel inverters has some demerits such as requiring higher number of components, PWM control method is complex and capacitor voltage balancing problem. The hybrid multilevel inverter presented in this paper has superior characteristics over conventional multilevel inverters. The hybrid multilevel inverter employs fewer components and less carrier signals when compared to conventional multilevel inverters. It consists of level generation and polarity generation stages which involves high frequenc
APA, Harvard, Vancouver, ISO, and other styles
28

Balamurugan, Chinnapettai Ramalingam, P. Vijayakumar, and T. Sengolrajan. "A novel impedance source fed H-type flying capacitor multilevel inverter." International Journal of Advances in Applied Sciences 8, no. 3 (2019): 225. http://dx.doi.org/10.11591/ijaas.v8.i3.pp225-231.

Full text
Abstract:
<p>In this paper, simulation using MATLAB/SIMULINK is performed with<br />bipolar triangular fixed amplitude multi-carrier Phase Disposition (PD)<br />PWM strategy with sine wave, Third Harmonic Injection, 60 degree Pulse Width Modulation and stepped wave reference for the chosen impedance Source based H-Type flying capacitor Multilevel Inverter (ISBH-Type FCMLI). The root means square value of the fundamental component and Total Harmonic Distortion of the output voltage which are the most important performance indices for the chosen inverter topologies are evaluated presente
APA, Harvard, Vancouver, ISO, and other styles
29

Kuchkulla, Navya, Mallesham Gaddam, and Narasimhulu V. "Concert Exploration of DFIG Grid-integrated MMC using Artificial Intelligence." Engineering, Technology & Applied Science Research 13, no. 4 (2023): 11466–71. http://dx.doi.org/10.48084/etasr.6109.

Full text
Abstract:
The performance of grid-connected wind turbine systems that use a Doubly Fed Induction Generator (DFIG) is explored in this work. In the suggested configuration, two conversion stages are present. In the first step, Alternating Current (AC) voltage is changed into Direct Current (DC) voltage. At this point, the conventional two-level converter is implemented. The second stage involves the conversion of DC to AC using a five-level Modular Multilevel Converter (MMC). Voltage fluctuation is observed in the DC link. It is anticipated that the Fuzzy Logic Control (FLC) approach will be able to adju
APA, Harvard, Vancouver, ISO, and other styles
30

Renukadevi, S. "Switching Sequence Control 31-Level Asymmetric Cascaded of Reduced Switch Count Multilevel Inverter with Multi Carrier Pulse Width Modulation." Journal of Energy Engineering and Thermodynamics, no. 22 (March 31, 2022): 9–18. http://dx.doi.org/10.55529/jeet.22.9.18.

Full text
Abstract:
Various pulse width modulation techniques, including as cascaded multilevel inverters (MLI), diode clamped multilevel inverters, and flying capacitor multilevel inverters, can be used to simply operate common inverters. Due to increased switching losses, current MLIs cannot reach high efficiency. Due to lower losses and THD than standard MLI topologies, the asymmetric cascaded multi-level H-bridge inverter architecture examined in this white paper employs fewer switches and more output voltage levels (Total Harmonic Distortion). The THD is less than the IEEE standard because of the suggested a
APA, Harvard, Vancouver, ISO, and other styles
31

Renukadevi, S. "Switching Sequence Control 31-Level Asymmetric Cascaded of Reduced Switch Count Multilevel Inverter with Multi Carrier Pulse Width Modulation." Journal of Image Processing and Intelligent Remote Sensing, no. 12 (November 30, 2021): 17–26. http://dx.doi.org/10.55529/jipirs.12.17.26.

Full text
Abstract:
Various pulse width modulation techniques, including as cascaded multilevel inverters (MLI), diode clamped multilevel inverters, and flying capacitor multilevel inverters, can be used to simply operate common inverters. Due to increased switching losses, current MLIs cannot reach high efficiency. Due to lower losses and THD than standard MLI topologies, the asymmetric cascaded multi-level H-bridge inverter architecture examined in this white paper employs fewer switches and more output voltage levels (Total Harmonic Distortion). The THD is less than the IEEE standard because of the suggested a
APA, Harvard, Vancouver, ISO, and other styles
32

Santhakumar, C., R. Shivakumar, C. Bharatiraja, and P. Sanjeevikumar. "Carrier Shifting Algorithms for the Mitigation of Circulating Current in Diode Clamped MLI fed Induction Motor Drive." International Journal of Power Electronics and Drive Systems (IJPEDS) 8, no. 2 (2017): 844. http://dx.doi.org/10.11591/ijpeds.v8.i2.pp844-852.

Full text
Abstract:
Reduction of circulating current is one of the major considerations in inverter fed electrical drives. Diode clamped MLI enables higher output current per phase, thereby rating of the drive gets increased effectively. Various methods of triggering in the inverter legs creates better voltage profile and leads to the enabling of circulating current in the drive system. The induced circulating current flows through the apparatus neutral (N) and supply ground (G) is caused by the existence of parasitic capacitance. This circulating current may cause potential danger especially when parasitic capac
APA, Harvard, Vancouver, ISO, and other styles
33

Wang, Yang, Ahmet Aksoz, Thomas Geury, Salih Baris Ozturk, Omer Cihan Kivanc, and Omar Hegazy. "A Review of Modular Multilevel Converters for Stationary Applications." Applied Sciences 10, no. 21 (2020): 7719. http://dx.doi.org/10.3390/app10217719.

Full text
Abstract:
A modular multilevel converter (MMC) is an advanced voltage source converter applicable to a wide range of medium and high-voltage applications. It has competitive advantages such as quality output performance, high modularity, simple scalability, and low voltage and current rating demand for the power switches. Remarkable studies have been carried out regarding its topology, control, and operation. The main purpose of this review is to present the current state of the art of the MMC technology and to offer a better understanding of its operation and control for stationary applications. In thi
APA, Harvard, Vancouver, ISO, and other styles
34

Zhu, Wei, Ma, and Han. "Simple DC-Link Voltage Balancing Approach for Cascaded H-Bridge Rectifier with Asymmetric Parameters of Independent DC Loads." Energies 12, no. 9 (2019): 1654. http://dx.doi.org/10.3390/en12091654.

Full text
Abstract:
CHB is a suitable type of topology for synchronous rectifier application which has two or more independent DC loads. Focusing on the individual DC-link capacitor voltage balancing problems caused by asymmetric parameters of independent DC loads, this paper developed a new dual modulation signals based phase disposition pulse width modulation (PD-PWM) strategy using dynamic carrier bias allocation method. Its main idea is to allocate the bias of the carrier wave dynamically according to the balance situation of the system. Compared with the traditional modulation strategies, this method is more
APA, Harvard, Vancouver, ISO, and other styles
35

Susheela, Nunsavath, and P. Satish Kumar. "Performance Evaluation of Multicarrier Based Techniques for Single Phase Hybrid Multilevel Inverter using Reduced Switches." Indonesian Journal of Electrical Engineering and Computer Science 7, no. 3 (2017): 676. http://dx.doi.org/10.11591/ijeecs.v7.i3.pp676-686.

Full text
Abstract:
The multilevel inverters are very popular in high power high voltage applications. However the multilevel inverters has some demerits such as requiring higher number of components, PWM control method is complex and capacitor voltage balancing problem. The hybrid multilevel inverter presented in this paper has superior characteristics over conventional multilevel inverters. The hybrid multilevel inverter employs fewer components and less carrier signals when compared to conventional multilevel inverters. It consists of level generation and polarity generation stages which involves high frequenc
APA, Harvard, Vancouver, ISO, and other styles
36

Jingyuan, Yin, Wen Wu, Wei Tongzhen, Wu Xuezhi, and Huo Qunhai. "A Novel Fault-Tolerant Control of Modular Multilevel Converter under Sub-Module Faults based on Phase Disposition PWM." Energies 12, no. 1 (2018): 20. http://dx.doi.org/10.3390/en12010020.

Full text
Abstract:
Each arm of modular multilevel converter (MMC) consists of a large number of sub-module (SM) units. However, it also increases the probability of SM failure during the long-term system operation. Focusing on the fault-tolerant operation issue for the MMC under SM faults, the traditional zero-sequence voltage injection fault-tolerant control algorithm is analyzed detailed and its disadvantages are concluded. Based on this, a novel fault-tolerant control strategy based on phase disposition pulse-width modulation (PD-PWM) is proposed in this paper, which has three main benefits: (i) it has carrie
APA, Harvard, Vancouver, ISO, and other styles
37

Susheela, Nunsavath. "Comparative Analysis of Carrier based techniques for Single phase Diode Clamped MLI and Hybrid inverter with reduced components." Indonesian Journal of Electrical Engineering and Computer Science 7, no. 3 (2017): 687. http://dx.doi.org/10.11591/ijeecs.v7.i3.pp687-697.

Full text
Abstract:
<p>The multilevel inverters have highly desirable characteristics in high power high voltage applications. The multilevel inverter was started first with diode clamped multilevel inverter. Later, various configurations have been came into existence for many applications. However the multilevel inverters have some demerits such as requiring higher number of components, PWM control method is complex and capacitor voltage balancing problem. The hybrid multilevel inverter presented in this paper has superior characteristics over conventional multilevel inverters. The hybrid multilevel invert
APA, Harvard, Vancouver, ISO, and other styles
38

N., Susheela, and Satish Kumar P. "Comparative Analysis of Carrier Based Techniques for Single phase Diode Clamped MLI and Hybrid Inverter with Reduced Components." Indonesian Journal of Electrical Engineering and Computer Science 5, no. 1 (2017): 687–97. https://doi.org/10.11591/ijeecs.v7.i3.pp687-697.

Full text
Abstract:
The multilevel inverters have highly desirable characteristics in high power high voltage applications. The multilevel inverter was started first with diode clamped multilevel inverter. Later, various configurations have been came into existence for many applications. However the multilevel inverters have some demerits such as requiring higher number of components, PWM control method is complex and capacitor voltage balancing problem. The hybrid multilevel inverter presented in this paper has superior characteristics over conventional multilevel inverters. The hybrid multilevel inverter employ
APA, Harvard, Vancouver, ISO, and other styles
39

Susheela, N., and P. Satish Kumar. "Performance evaluation and comparison of diode clamped multilevel inverter and hybrid inverter based on PD and APOD modulation techniques." International Journal of Advances in Applied Sciences 8, no. 2 (2019): 143. http://dx.doi.org/10.11591/ijaas.v8.i2.pp143-153.

Full text
Abstract:
<p>The popularity of multilevel inverters have increasing over the years in various applications without use of a transformer and has many benefits. This work presents the performance and comparative analysis of single phase diode clamped multilevel inverter and a hybrid inverter with reduced number of components. As there are some drawbacks of diode clamped multilevel inverter such as requiring higher number of components, PWM control method is complex and capacitor voltage balancing problem, an implementation of hybrid inverter that requires fewer components and less carrier signals wh
APA, Harvard, Vancouver, ISO, and other styles
40

N., Susheela, and Satish Kumar P. "Performance evaluation and comparison of diode clamped multilevel inverter and hybrid inverter based on PD and APOD modulation techniques." International Journal of Advances in Applied Sciences (IJAAS) 8, no. 2 (2019): 143–53. https://doi.org/10.11591/ijaas.v8.i2.pp143-153.

Full text
Abstract:
The popularity of multilevel inverters have increasing over the years in various applications without use of a transformer and has many benefits. This work presents the performance and comparative analysis of single phase diode clamped multilevel inverter and a hybrid inverter with reduced number of components. As there are some drawbacks of diode clamped multilevel inverter such as requiring higher number of components, PWM control method is complex and capacitor voltage balancing problem, an implementation of hybrid inverter that requires fewer components and less carrier signals when compar
APA, Harvard, Vancouver, ISO, and other styles
41

Arun, Vijayakumar, N. M. G. Kumar, and Natarajan Prabaharan. "A hybrid reference pulse width modulation technique for binary source multilevel inverter." International Journal of Power Electronics and Drive Systems (IJPEDS) 13, no. 2 (2022): 980. http://dx.doi.org/10.11591/ijpeds.v13.i2.pp980-987.

Full text
Abstract:
The article presents a seven-level reduced switch asymmetrical multilevel inverter with two different methods of pulse width modulation (PWM) techniques. Phase disposition (PD) PWM and hybrid variable-frequency phase disposition PWM (HVFPD-PWM) are the two different PWM methods for making the quality of output voltage waveform. In the first method, the unipolar sine reference with triangular carriers is used. In the second method, the hybrid unipolar reference (sinusoidal with trapezoidal) is proposed with variable frequency carriers to generate the switching pulses for asymmetric multilevel i
APA, Harvard, Vancouver, ISO, and other styles
42

Vijayakumar, Arun, Kumar NMG, and Prabaharan Natarajan. "A hybrid reference pulse width modulation technique for binary source multilevel inverter." International Journal of Power Electronics and Drive Systems (IJPEDS) 13, no. 2 (2022): 980–87. https://doi.org/10.11591/ijpeds.v13.i2.pp980-987.

Full text
Abstract:
The article presents a seven-level reduced switch asymmetrical multilevel inverter with two different methods of pulse width modulation (PWM) techniques. Phase disposition (PD) PWM and hybrid variable-frequency phase disposition PWM (HVFPD-PWM) are the two different PWM methods for making the quality of output voltage waveform. In the first method, the unipolar sine reference with triangular carriers is used. In the second method, the hybrid unipolar reference (sinusoidal with trapezoidal) is proposed with variable frequency carriers to generate the switching puls
APA, Harvard, Vancouver, ISO, and other styles
43

Ohno, Munekazu, Ying Chen, and Tetsuo Mohri. "Multi-Scale Phase Field Simulation of Disorder-Order Transition, Combined with Cluster Variation and Path Probability Methods." Materials Science Forum 631-632 (October 2009): 401–6. http://dx.doi.org/10.4028/www.scientific.net/msf.631-632.401.

Full text
Abstract:
Multi-scale simulation of ordering process from electronic, atomistic scales to microstructural scale was carried out by hybridizing Phase Field Method (PFM) and Cluster Variation Method (CVM). The hybrid model was applied to disorder-L10 ordering process in Fe-Pd system. Furthermore, computation of relaxation constants in the PFM was attempted based on Path Probability Method (PPM) which is the time evolution version of the CVM, within a linearized analysis of order-order relaxation process.
APA, Harvard, Vancouver, ISO, and other styles
44

Setiawan, Mohamad Bayu, Tri Mulyono, and Siswoyo. "Development of C-Pd electrode as a working electrode in the detection of dissolved oxygen by cyclic voltammetry." Indonesian Chimica Letters 2, no. 2 (2023): 42–26. https://doi.org/10.19184/icl.v2i2.5644.

Full text
Abstract:
Dissolved oxygen in water is vital in supporting life, so it becomes one of the parameters of water quality and makes dissolved oxygen measurement very important. This study attempts to develop an electrode based on carbon-palladium alloy material (C-Pd) to be used as a voltammetric detector of dissolved oxygen in water. The formation of the alloy is carried out by electrodeposition using the cyclic voltammetry technique. The effect of HCl concentration in the palladium electrodeposition process is studied to obtain the optimum HCl concentration. The resulting C-Pd electrode is then tested for
APA, Harvard, Vancouver, ISO, and other styles
45

Trisunaryanti, Wega, Mudasir Mudasir, and Siti Saroh. "STUDY OF MATRIX EFFECT ON THE ANALYSIS OF Ni AND Pd BY AAS IN THE DESTRUATS OF HIDROCRACKING CATALYSTS USING AQUA REGIA AND H2SO4." Indonesian Journal of Chemistry 2, no. 3 (2010): 177–85. http://dx.doi.org/10.22146/ijc.21914.

Full text
Abstract:
The matrix effect of various metals on the analysis of nickel and palladium in destruate of catalysts of Butonian asphalt-derived asphaltene by atomic absorption spectroscopy have been investigated. Samples were dissolved by wet decomposition method using aqua regia and then followed by concentrated H2SO4. The solution was evaporated to dryness on a sand-bath. Study of matrix effect was carried out by comparing the absorbance of Ni and Pd with and without the adding of various concentration of metals in the samples. The calibration curve and standard addition methods were applied in the analys
APA, Harvard, Vancouver, ISO, and other styles
46

Fedotov, A. A., S. A. Grigoriev, P. Millet, and V. N. Fateev. "Plasma-assisted Pt and Pt–Pd nano-particles deposition on carbon carriers for application in PEM electrochemical cells." International Journal of Hydrogen Energy 38, no. 20 (2013): 8568–74. http://dx.doi.org/10.1016/j.ijhydene.2012.10.042.

Full text
APA, Harvard, Vancouver, ISO, and other styles
47

Fornalczyk, A., M. Kraszewski, J. Willner, et al. "Dissolution of Metal Supported Spent Auto Catalysts in Acids." Archives of Metallurgy and Materials 61, no. 1 (2016): 233–36. http://dx.doi.org/10.1515/amm-2016-0043.

Full text
Abstract:
Metal supported auto catalysts, have been used in sports and racing cars initially, but nowadays their application systematically increases. In Metal Substrate (supported) Converters (MSC), catalytic functions are performed by the Platinum Group Metals (PGM): Pt, Pd, Rh, similarly to the catalysts on ceramic carriers. The contents of these metals make that spent catalytic converters are valuable source of precious metals. All over the world there are many methods for the metals recovery from the ceramic carriers, however, the issue of platinum recovery from metal supported catalysts has not be
APA, Harvard, Vancouver, ISO, and other styles
48

Imaduddin, Ilmrrizki, Faisal Wiji Prasetya, Muhammad Hasan Basri Hasan, et al. "PKM-Perancangan Automatic Temperatur Control Menggunakan Pd Pada Mesin Pengering Gabah Tipe Rotary." SIPAKARAYA Jurnal Pengabdian Masyarakat 2, no. 1 (2023): 41–47. http://dx.doi.org/10.31605/sipakaraya.v2i1.3002.

Full text
Abstract:
During the Community Service (PKM) activities carried out by students and lecturers in Opo-opo Village, Krejengan District, Probolinggo Regency, to assist farmers in the grain drying process. Where the simple drying process generally takes 3 days. To overcome the problem of manual drying, the PKM will design an automatic temperature control using pd on a rotary type grain drying machine. The test results were carried out 3 times, including the first test with 8 kg of grain with a fire setting, a temperature of 57 ℃ was obtained, and the required drying time was 50 minutes, so that the final we
APA, Harvard, Vancouver, ISO, and other styles
49

Constantinoiu, Izabela, Dana Miu, and Cristian Viespe. "SAW Hydrogen Sensors with Pd/SnO2 Layers." Materials 15, no. 22 (2022): 8012. http://dx.doi.org/10.3390/ma15228012.

Full text
Abstract:
Pd/SnO2 bilayers for surface acoustic wave (SAW) sensors were obtained using pulsed laser deposition (PLD). Bilayers were made at several deposition pressures in order to observe the influence of the morphology of the sensitive films on the response of the sensors. The morphological properties were analyzed by scanning electron microscopy (SEM). The SnO2 monolayers were initially deposited on quartz substrates at 100, 400 and 700 mTorr, to observe their morphology at these pressures. The Pd/SnO2 bilayer depositions were made at 100 and 700 mTorr. The sensors realized with these sensitive films
APA, Harvard, Vancouver, ISO, and other styles
50

Shutaev, V. A., E. A. Grebenshchikova, V. G. Sidorov, and Yu P. Yuakovlev. "HYDROGEN SENSOR BASED ON Pd/InP STRUCTURES." Journal of Applied Spectroscopy 89, no. 5 (2022): 714–18. http://dx.doi.org/10.47612/0514-7506-2022-89-5-714-718.

Full text
Abstract:
The development of a photoelectrical hydrogen sensor without sensor element heating is presented. For the sensitive element of the hydrogen sensor the Pd/n-InP (Schottkie diode) and Pd/oxide/InP (met-alinsulator-semiconductor) structures were developed and investigations of the photovoltage and the photocurrent of the structures depending on the hydrogen concentration in the range 0.1–100 vol.% in a nitrogen-hydrogen gas mixture were carried out. It is shown that the photovoltage and photocurrent decay rate and the hydrogen concentration are exponentially related to each other. The laboratory
APA, Harvard, Vancouver, ISO, and other styles
We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!

To the bibliography