Log in

Relevant bibliographies by topics / Phase Locked Loop (PLL)

Contents

Journal articles
Dissertations / Theses
Books
Book chapters
Conference papers
Reports

Academic literature on the topic 'Phase Locked Loop (PLL)'

Author: Grafiati

Published: 4 June 2021

Last updated: 25 July 2025

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the lists of relevant articles, books, theses, conference reports, and other scholarly sources on the topic 'Phase Locked Loop (PLL).'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Journal articles on the topic "Phase Locked Loop (PLL)"

1

Subhash, Patel *. Abhishek Vaghela Bhavin Gajjar. "DESIGN OF PHASE LOCKED LOOP." INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY 6, no. 5 (2017): 312–20. https://doi.org/10.5281/zenodo.573512.

Full text

Abstract:

In this work, we have designed CDR-PLL for 1GHz frequency. The design is carried out in the 180nm CMOS technology. We have use Hogge phase detector with the Kim-Lee delay cell based VCO. The designed CDR-PLL is tested by applying the 8B-10B encoded data and the simulation results are represented. The obtained results show that the clock is recovered successfully.

APA, Harvard, Vancouver, ISO, and other styles

2

Imran, Rajib, Monirul Islam, and Abdullah Al Kafi. "Synthesizable Digital Phase Locked Loop Implementation." Advanced Materials Research 684 (April 2013): 317–21. http://dx.doi.org/10.4028/www.scientific.net/amr.684.317.

Full text

Abstract:

Phase locked loop (PLL) is a very common circuit in the most of the electrical devices. The systems where needed clock or data recovery or frequency synthesis, PLL is the most cost effective and efficient choice that from cellular phone in our hands to the computers, televisions, radios and a different controller, PLL is everywhere. Due to ever increasing growth of the digital systems especially in the wireless communication, the Digital PLL (DPLL) has been developed to overcome the disadvantages of analog techniques such as large noise, power hungry, parameter sensitivity etc. Besides DPLL pr

APA, Harvard, Vancouver, ISO, and other styles

3

B R, Mr Chethan, Punith H D, Abhishek Gowda H A, Manoj B S, and Rahul H R. "Design of Phase Locked Loop." INTERANTIONAL JOURNAL OF SCIENTIFIC RESEARCH IN ENGINEERING AND MANAGEMENT 08, no. 12 (2024): 1–6. https://doi.org/10.55041/ijsrem39446.

Full text

Abstract:

A Phase-Locked Loop (PLL) is a crucial feedback control system used to synchronize the phase of an output signal with a reference signal. This paper explores the design, analysis, and applications of PLLs in modern communication systems, digital circuits, and power electronics. The study covers the fundamental components of a PLL—phase detector, low-pass filter, and voltage-controlled oscillator (VCO)—and their interactions in achieving phase synchronization. Key performance parameters such as lock time, jitter, stability, and noise sensitivity are examined in detail. Furthermore, the paper di

APA, Harvard, Vancouver, ISO, and other styles

4

R, Prithiviraj, and Selvakumar J. "Non-Linear Mathematical Modelling for Phase Locked Loop." International Journal of Engineering & Technology 7, no. 4.10 (2018): 81. http://dx.doi.org/10.14419/ijet.v7i4.10.20710.

Full text

Abstract:

Design of Phase Locked Loop (PLL) plays a vital role in transceiver field. Phase Locked Loop comprises of three blocks, namely Phase and frequency detector, loop filter and voltage-controlled oscillator. The greater advancements in CMOS technology such as high frequency, high speed, low noise and phase error leads to low-cost PLL This work aims to develop higher order non-linear models of general Phase Locked Loop. The condition of stability and choice of loop filter is also determined. Based on the analysis, the transfer function for PLL is determined.

APA, Harvard, Vancouver, ISO, and other styles

5

D Patel, Nilesh, and Amisha P Naik. "PHASE LOCKED LOOP USING SUB HARMONIC INJECTION TECHNIQUE WITH AUTO ADJUSTED DELAY LOCKED LOOP." ICTACT Journal on Microelectronics 6, no. 3 (2020): 959–63. https://doi.org/10.21917/ijme.2020.0166.

Full text

Abstract:

For high speed communication applications; jitter, phase noise and power consumption are most critical parameters required to be considered for PLL designs. A sub harmonically injection locking concept can be used in PLL to reduce jitter and phase noise. Such design is very effective for high frequency applications. This article presents design for low jitter, phase noise, power dissipation for 7.5 GHz Phase locked loop using sub harmonic injection technique with auto adjusted Delay locked loop in 180-nm CMOS technology. The measured phase noise at 1 MHz reference offset frequency is 122.31 dB

APA, Harvard, Vancouver, ISO, and other styles

6

S C, Mrs Shyamala, Latish Patil, Srinivas Gowda K R, Yashwanth T, and Dhruva Kumar T R. "Realization of an All-Digital Phase-Locked Loop." INTERANTIONAL JOURNAL OF SCIENTIFIC RESEARCH IN ENGINEERING AND MANAGEMENT 08, no. 12 (2024): 1–7. https://doi.org/10.55041/ijsrem39448.

Full text

Abstract:

An all-digital phase locked loop (PLL) is presented in the paper. The goal of a PLL, a closed-loop control system, is to synchronize the phase and frequency of an incoming signal. Clock generation and recovery communication systems are the most flexible uses of PLL. Digital PLLs are chosen because of the greater integration of digital designs. The implementation of ADPLL utilizing a Xilinx Vivado tool and code is written in Verilog. Key Words: All Digital PLL, digitally controlled oscillator(DCO),Low Pass Filter(LPF),Increment-Decrement (ID)

APA, Harvard, Vancouver, ISO, and other styles

7

Melikyan, V. Sh, A. A. Durgaryan, H. P. Petrosyan, and A. G. Stepanyan. "Power Efficient, Low Noise 2-5 GHz Phase Locked Loop." Electronics and Communications 16, no. 4 (2011): 66–72. http://dx.doi.org/10.20535/2312-1807.2011.16.4.244797.

Full text

Abstract:

A power and noise efficient solution for phase locked loop (PLL) is presented. A lock detector is implemented to deactivate the PLL components, except the voltage controlled oscillator (VCO), in the locked state. Signals deactivating/activating the PLL are discussed on system level. The introduced technique significantly saves power and decreases PLL output jitter. As a result whole PLL power consumption and output noise decreased about 35-38% in expense of approximately 17% area overhead

APA, Harvard, Vancouver, ISO, and other styles

8

Bondariev, Andriy, Ivan Maksymiv, and Serhii Altunin. "Simulation and investigations of a software implemented phase-locked loop with improved noise immunity." Computational Problems of Electrical Engineering 8, no. 2 (2018): 41–48. http://dx.doi.org/10.23939/jcpee2018.02.041.

Full text

Abstract:

The improvement of noise immunity of a communication system is an effective way to increase the capacity of communication systems, which would provide more qualitative service for a larger number of users. This task can be solved by lowering the noise threshold of a phase-locked loop (PLL) in these systems if the dynamic properties of the device are preserved. The literature review indicates that such a device with improved noise immunity has already been implemented, but the effects of noise and modulation on its dynamic behavior were analyzed separately. This article is devoted to the analys

APA, Harvard, Vancouver, ISO, and other styles

9

Anupama, Patil* Dr P.H.Tandel. "DESIGN AND MODELLING HILBERT TRANSFORM BASED PHASE DETECTOR FOR ALL DIGITAL PHASE LOCKED LOOP." DESIGN AND MODELLING HILBERT TRANSFORM BASED PHASE DETECTOR FOR ALL DIGITAL PHASE LOCKED LOOP 5, no. 5 (2016): 134–38. https://doi.org/10.5281/zenodo.51007.

Full text

Abstract:

The Phase Locked Loop (PLL) is an almost always used electronics circuit for communication systems like modulator, demodulator, frequency generator and frequency synthesizer etc. All-digital phase locked loop (ADPLL) is digital version of the PLL. In this paper, a novel Hilbert transform based phase detection system for all-digital phase locked loop (ADPLL) is presented. The digital discrete time components are used to realize the phase detector system reducing the complexity of the design. The Hilbert transform based phase detection system provides a definite advantage over conventional analo

APA, Harvard, Vancouver, ISO, and other styles

10

Li, Jincheng. "Working principle and application analysis of phase-locked loop." Applied and Computational Engineering 11, no. 1 (2023): 174–80. http://dx.doi.org/10.54254/2755-2721/11/20230228.

Full text

Abstract:

This article analyzes the current research status of phase-locked loops (PLLs) from multiple aspects. The working principle and components of PLL are discussed in detail, including the feedback controlling mechanism, clock skew generation and elimination, and frequency multiplication. The main components of PLL, including phase detector, low-pass filter, and voltage-controlled oscillator, are also explained in the following parts. The article further explores the applications of PLL, such as frequency synthesizers and clock and data recovery, and the challenges faced in designing PLLs. These c

APA, Harvard, Vancouver, ISO, and other styles

More sources

Dissertations / Theses on the topic "Phase Locked Loop (PLL)"

1

Thomas, Renji George. "A Full Digital Phase Locked Loop." The Ohio State University, 2010. http://rave.ohiolink.edu/etdc/view?acc_num=osu1268184406.

Full text

APA, Harvard, Vancouver, ISO, and other styles

2

Kim, Sinnyoung. "Analysis and Design of Radiation-Hardened Phase-Locked Loop." 京都大学 (Kyoto University), 2014. http://hdl.handle.net/2433/188872.

Full text

APA, Harvard, Vancouver, ISO, and other styles

3

Parash, Par Nima. "Automotive Radar Demonstrator : Phase-locked loop and filterdesign." Thesis, Linköping University, Department of Science and Technology, 2009. http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-18937.

Full text

Abstract:

<p> </p><p>As technique and requirement of today’s products keeps expending, Acreo AB has been researching for automotive radar that fulfills these requirements, e.g. higher resolution, faster system and lower cost.</p><p>The purpose of this master thesis work has been to evaluate a previous design and implement changes. The work has resulted in a PCB card that will be used to compare the performance between two radar modules. The demonstrator has been developed in two versions – first based on the existing GaAs-chipset (Gallium Arsenide) and a second with the inclusion of a low cost SiGe-chip

APA, Harvard, Vancouver, ISO, and other styles

4

Keregudadhahalli, Rajesh Kumar. "Costas PLL Loop System for BPSK Detection." Wright State University / OhioLINK, 2008. http://rave.ohiolink.edu/etdc/view?acc_num=wright1220921515.

Full text

APA, Harvard, Vancouver, ISO, and other styles

5

SINGH, GUNEET. "HIGH-FREQUENCY CHARGE-PUMP BASED PHASE-LOCKED LOOP DESIGN AND IT'S CHARACTERIZATION USING VERILOG-AMS." University of Cincinnati / OhioLINK, 2006. http://rave.ohiolink.edu/etdc/view?acc_num=ucin1155077793.

Full text

APA, Harvard, Vancouver, ISO, and other styles

6

Pardo, Gonzalez Mauricio. "MEMS-based phase-locked-loop clock conditioner." Diss., Georgia Institute of Technology, 2012. http://hdl.handle.net/1853/43643.

Full text

Abstract:

Ultra narrow-band filters and the use of two loops in a cascade configuration dominate current clock conditioners based on phase-locked-loop (PLL) schemes. Since a PLL exhibits a low-pass transfer function with respect to the reference clock, the noise performance at very close-to-carrier offset frequencies is still determined by the input signal. Although better cleaning can be achieved with extremely narrow loops, an ultra low cut-off frequency could not be selected since the stability of the configuration deteriorates as the filter bandwidth is reduced. This fact suggests that a full-spectr

APA, Harvard, Vancouver, ISO, and other styles

7

Lei, Feiran. "Injection Locked Synchronous Oscillators (SOs) and Reference Injected Phase-Locke Loops (PLL-RIs)." The Ohio State University, 2017. http://rave.ohiolink.edu/etdc/view?acc_num=osu1492789278258943.

Full text

APA, Harvard, Vancouver, ISO, and other styles

8

Bolucek, Muhsin Alperen. "Design And Implementation Of Low Phase Noise Phase Locked Loop Based Local Oscillator." Master's thesis, METU, 2009. http://etd.lib.metu.edu.tr/upload/12611353/index.pdf.

Full text

Abstract:

In this thesis, a low phase noise local oscillator operating at 2210 MHz is designed and implemented to be used in X-Band transmitter of a LEO satellite. Designed local oscillator is a PLL (Phase Locked Loop) based frequency synthesizer which is implemented using discrete commercial components including ultra low noise voltage controlled oscillator and high resolution, low noise fractional-N synthesizer. Operational settings of the synthesizer are done using three wire serial interface of a microcontroller. Although there are some imperfections in the implementation, phase noise of the prototy

APA, Harvard, Vancouver, ISO, and other styles

9

Kippenberger, Roger Miles. "On Real Time Digital Phase Locked Loop Implementation with Application to Timing Recovery." Thesis, University of Canterbury. Electrical and Computer Engineering, 2006. http://hdl.handle.net/10092/1146.

Full text

Abstract:

In digital communication systems symbol timing recovery is of fundamental importance. The accuracy in estimation of symbol timing has a direct effect on received data error rates. The primary objective of this thesis is to implement a practical Digital Phase Locked Loop capable of accurate synchronisation of symbols suffering channel corruption typical of modern mobile communications. This thesis describes an all-software implementation of a Digital Phase Locked in a real-time system. A timing error detection (TED) algorithms optimally implemented into a Digital Signal Processor. A real-time

APA, Harvard, Vancouver, ISO, and other styles

10

Wali, Naveen, and Balamurali Radhakrishnan. "Design of a Time-to-Digital Converter for an All-Digital Phase Locked Loop for the 2-GHz Band." Thesis, Linköpings universitet, Elektroniksystem, 2013. http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-106744.

Full text

Abstract:

An all-digital phase locked loop for WiGig systems was implemented. The developedall-digital phase locked loop has a targeted frequency range of 2.1-GHz to2.5-GHz. The all-digital phase locked loop replaces the traditional charge pumpbased analog phase locked loop. The digital nature of the all-digital phase lockedloop system makes it superior to the analog counterpart.There are four main partswhich constitutes the all-digital phase locked loop. The time-to-digital converteris one of the important block in all-digital phase locked loop. Several time-to-digital converter architectures were stud

APA, Harvard, Vancouver, ISO, and other styles

More sources

Books on the topic "Phase Locked Loop (PLL)"

1

Wolaver, Dan H. Phase-locked loop circuit design. Prentice Hall, 1991.

Find full text

APA, Harvard, Vancouver, ISO, and other styles

2

Xiu, Liming. Nanometer frequency synthesis beyond phase-locked loop. Wiley, 2012.

Find full text

APA, Harvard, Vancouver, ISO, and other styles

3

Andrews, John William. Phase locked loop control in communications systems. University of Birmingham, 2000.

Find full text

APA, Harvard, Vancouver, ISO, and other styles

4

Xiu, Liming. Nanometer Frequency Synthesis Beyond the Phase-Locked Loop. John Wiley & Sons, Inc., 2012. http://dx.doi.org/10.1002/9781118347959.

Full text

APA, Harvard, Vancouver, ISO, and other styles

5

Margaris, Nikolaos I. Theory of the Non-linear Analog Phase Locked Loop. Springer Berlin Heidelberg, 2004. http://dx.doi.org/10.1007/b95399.

Full text

APA, Harvard, Vancouver, ISO, and other styles

6

Margaris, Nikolaos I. Theory of the non-linear analog phase locked loop. Springer, 2004.

Find full text

APA, Harvard, Vancouver, ISO, and other styles

7

Karimi-Ghartemani, Masoud. Enhanced Phase-Locked Loop Structures for Power and Energy Applications. John Wiley & Sons, Inc, 2014. http://dx.doi.org/10.1002/9781118795187.

Full text

APA, Harvard, Vancouver, ISO, and other styles

8

Karimi-Ghartemani, Masoud. Enhanced phase-locked loop structures for power and energy applications. IEEE Press/Wiley, 2014.

Find full text

APA, Harvard, Vancouver, ISO, and other styles

9

Natarajan, S. Phase error statistics of a phase-locked loop synchronized direct detection optical PPM communication system: Technical report. Electro-Optic Systems Laboratory, Dept. of Electrical and Computer Engineering, College of Engineering, University of Illinois, 1987.

Find full text

APA, Harvard, Vancouver, ISO, and other styles

10

Ruggles, Stephen L. Phase-lock-loop application for fiber optic receiver. National Aeronautics and Space Administration, Langley Research Center, 1991.

Find full text

APA, Harvard, Vancouver, ISO, and other styles

More sources

Book chapters on the topic "Phase Locked Loop (PLL)"

1

Tran, Thanh T. "Phase-Locked Loop (PLL)." In High-Speed DSP and Analog System Design. Springer US, 2010. http://dx.doi.org/10.1007/978-1-4419-6309-3_6.

Full text

APA, Harvard, Vancouver, ISO, and other styles

2

Ehrhardt, Dietmar. "PLL (Phase Locked Loop)." In Verstärkertechnik. Vieweg+Teubner Verlag, 1992. http://dx.doi.org/10.1007/978-3-322-83026-5_24.

Full text

APA, Harvard, Vancouver, ISO, and other styles

3

Tran, Thanh T. "Phase-Locked Loop (PLL)." In High-Speed System and Analog Input/Output Design. Springer International Publishing, 2022. http://dx.doi.org/10.1007/978-3-031-04954-5_11.

Full text

APA, Harvard, Vancouver, ISO, and other styles

4

Alvarado, Unai, Guillermo Bistué, and Iñigo Adín. "Phase Locked Loop (PLL) Design." In Lecture Notes in Electrical Engineering. Springer Berlin Heidelberg, 2011. http://dx.doi.org/10.1007/978-3-642-22987-9_8.

Full text

APA, Harvard, Vancouver, ISO, and other styles

5

Encinas, J. B. "Simplified operation of PLL circuits." In Phase Locked Loops. Springer US, 1993. http://dx.doi.org/10.1007/978-1-4615-3064-0_1.

Full text

APA, Harvard, Vancouver, ISO, and other styles

6

Encinas, J. B. "Linear bipolar silicon PLL integrated circuits." In Phase Locked Loops. Springer US, 1993. http://dx.doi.org/10.1007/978-1-4615-3064-0_7.

Full text

APA, Harvard, Vancouver, ISO, and other styles

7

Margaris, Nikolaos I. "2. PLL components." In Theory of the Non-linear Analog Phase Locked Loop. Springer Berlin Heidelberg, 2004. http://dx.doi.org/10.1007/978-3-540-39990-2_2.

Full text

APA, Harvard, Vancouver, ISO, and other styles

8

Yawale, Shrikrishna, and Sangita Yawale. "Active Filter Circuits and Phase-Locked Loop (PLL)." In Operational Amplifier. Springer Singapore, 2021. http://dx.doi.org/10.1007/978-981-16-4185-5_7.

Full text

APA, Harvard, Vancouver, ISO, and other styles

9

Stephens, Donald R. "Digital PLL Responses and Acquisition." In Phase-Locked Loops for Wireless Communications. Springer US, 1998. http://dx.doi.org/10.1007/978-1-4615-5717-3_10.

Full text

APA, Harvard, Vancouver, ISO, and other styles

10

Margaris, Nikolaos I. "3. Introduction to first order PLL." In Theory of the Non-linear Analog Phase Locked Loop. Springer Berlin Heidelberg, 2004. http://dx.doi.org/10.1007/978-3-540-39990-2_3.

Full text

APA, Harvard, Vancouver, ISO, and other styles

Conference papers on the topic "Phase Locked Loop (PLL)"

1

Abdo, Mostafa, Mohammed Amer, and Sherif Helmy. "Comparative Analysis of Enhanced Phase-Locked Loop (PLL) Approaches for Renewable Energy Resources Integration." In 2025 15th International Conference on Electrical Engineering (ICEENG). IEEE, 2025. https://doi.org/10.1109/iceeng64546.2025.11031267.

Full text

APA, Harvard, Vancouver, ISO, and other styles

2

Han, Keyi, Ruiyang Xu, Yuyao Guo, et al. "Highly linear and stable III-V/Si3N4 FMCW laser equipped with a customized electro-optical phase-locked loop." In Optical Fiber Communication Conference. Optica Publishing Group, 2025. https://doi.org/10.1364/ofc.2025.m3j.1.

Full text

Abstract:

We demonstrate a high-performance FMCW laser source comprising a III-V/Si3N4 hybrid laser and an EO-PLL. The ranging precision is significantly improved from 4.44 m to 10.28 cm at a 300-m fiber length.

APA, Harvard, Vancouver, ISO, and other styles

3

Cheng, Jiahui, Hao Gao, Yaojun Qiao, Zhuoze Zhao, Bin Luo, and Song Yu. "Stable Unidirectional Two-way Radio Frequency Transfer over 185 km Outdoor Optical Cable Based on Dual-PLL." In CLEO: Science and Innovations. Optica Publishing Group, 2024. http://dx.doi.org/10.1364/cleo_si.2024.sth4q.4.

Full text

Abstract:

We design a novel phase-locked loop and demonstrate stable unidirectional two-way radio frequency transfer over 185 km outdoor optical cable based on dual-PLL. The fractional frequency stability of the received signal approaches 1.18 × 10 − 14@1 s and 1.63 × 10 − 15@10000 s.

APA, Harvard, Vancouver, ISO, and other styles

4

Wei, Xixiong, Xinyi Lin, Shuanshe Chao, et al. "Research on Failure Mechanism of SerDes Phase-Lock-Loop (PLL) Lose Lock." In 2024 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA). IEEE, 2024. http://dx.doi.org/10.1109/ipfa61654.2024.10690897.

Full text

APA, Harvard, Vancouver, ISO, and other styles

5

Sallah, Siti Sarah Md, Adib Irfan Hakeem Azulyzal, Emilia Noorsal, Anith Nuraini Abd Rashid, and Ahmed Saad Abdou Ahmed. "Optimization of a Current-Starved Ring-Based Voltage Controlled Oscillator (VCO) for High-Frequency Band Phase Locked Loop (PLL) using 45nm CMOS Technology." In 2024 IEEE International Conference on Applied Electronics and Engineering (ICAEE). IEEE, 2024. http://dx.doi.org/10.1109/icaee62924.2024.10667618.

Full text

APA, Harvard, Vancouver, ISO, and other styles

6

Ganapa, Kiran, Sujata Kotabagi, Sagar Tugashetti, Samarth Urankar, and Pruthvi Pujar. "Phase Locked Loop." In 2024 Asia Pacific Conference on Innovation in Technology (APCIT). IEEE, 2024. http://dx.doi.org/10.1109/apcit62007.2024.10673562.

Full text

APA, Harvard, Vancouver, ISO, and other styles

7

Rawal, Akshay, Sujata Kotabagi, Gurumurthy Hegde, Sinchana Pralhada Maskeri, and Sindhoor Hegde. "Phase-locked loop." In 2024 Asia Pacific Conference on Innovation in Technology (APCIT). IEEE, 2024. http://dx.doi.org/10.1109/apcit62007.2024.10673470.

Full text

APA, Harvard, Vancouver, ISO, and other styles

8

Lopes, Guilherme Cano, Átila Madureira Bueno, and José Manoel Balthazar. "Elastic Beam Vibration Control With Phase-Locked Loop." In ASME 2014 International Mechanical Engineering Congress and Exposition. American Society of Mechanical Engineers, 2014. http://dx.doi.org/10.1115/imece2014-36647.

Full text

Abstract:

The Phase-Locked Loop (PLL) is a closed-loop control system that synchronizes a local oscillator to an oscillatory incoming signal. The PLL plays important roles in communication, computation and control systems, allowing the correct flow of information by efficiently generating and distributing clock reference signals. PLLs are also applied in motor speed control and in atomic force microscopy. Nevertheless, PLLs are inherently nonlinear devices, and behaviors such as bifurcations and chaos may arise. In this paper, the vibration control of an elastic beam is performed by a PLL control struct

APA, Harvard, Vancouver, ISO, and other styles

9

Wang, Xiaoran, Davide Braga, Troy England, et al. "A 10GHz Low-Jitter Cryogenic Phase-Locked Loop (PLL) For Quantum Applications." In A 10GHz Low-Jitter Cryogenic Phase-Locked Loop (PLL) For Quantum Applications. US DOE, 2024. https://doi.org/10.2172/2482064.

Full text

APA, Harvard, Vancouver, ISO, and other styles

10

Goh, S. H., Wendy Lau, B. L. Yeoh, et al. "Debugging Phase-Locked Loop Failures in Integrated Circuit Products." In ISTFA 2014. ASM International, 2014. http://dx.doi.org/10.31399/asm.cp.istfa2014p0456.

Full text

Abstract:

Abstract A phase-locked loop (PLL) is commonly used in integrated circuit devices for frequency control. In a finished product, it comprises of sub-building blocks operating in a closed-loop control system which do not have register readback or test access points for easy debugging. Failure analysis becomes a challenge. This paper demonstrates the inherent limitation of relying only on dynamic fault isolation techniques, in specific frequency mapping for PLL failure debug. A systematic debug approach that combines volume failure characterization on test, additional characterization using dynam

APA, Harvard, Vancouver, ISO, and other styles

Reports on the topic "Phase Locked Loop (PLL)"

1

Rosignoli, D., and J. Rose. Design and test of a phase shifter utilizing phase loop lock (PLL). Office of Scientific and Technical Information (OSTI), 1994. http://dx.doi.org/10.2172/1118897.

Full text

APA, Harvard, Vancouver, ISO, and other styles

2

Pei, Alex. Numerically Controlled Phase Locked Loop Using Direct Digital Synthesizer. Office of Scientific and Technical Information (OSTI), 1993. http://dx.doi.org/10.2172/1119180.

Full text

APA, Harvard, Vancouver, ISO, and other styles

3

Jones R., P. Cameron, and Y. Luo. Towards a Robust Phase Locked Loop Tune Feedback System. Office of Scientific and Technical Information (OSTI), 2005. http://dx.doi.org/10.2172/1061796.

Full text

APA, Harvard, Vancouver, ISO, and other styles

4

Luo Y., P. Cameron, A. DellaPenna, et al. Continuously Measure Global Difference Coupling using a Phase-Locked-Loop Tune Meter in the RHIC. Office of Scientific and Technical Information (OSTI), 2006. http://dx.doi.org/10.2172/1061847.

Full text

APA, Harvard, Vancouver, ISO, and other styles

5

Garrison, Sean. A Voltage Controlled Oscillator for a Phase-Locked Loop Frequency Synthesizer in a Silicon-on-Sapphire Process. Office of Scientific and Technical Information (OSTI), 2009. http://dx.doi.org/10.2172/952950.

Full text

APA, Harvard, Vancouver, ISO, and other styles

We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!