Log in

Relevant bibliographies by topics / SQRT CSLA / Journal articles

To see the other types of publications on this topic, follow the link: SQRT CSLA.

Journal articles on the topic 'SQRT CSLA'

Author: Grafiati

Published: 2 June 2025

Last updated: 31 July 2025

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the top 36 journal articles for your research on the topic 'SQRT CSLA.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Browse journal articles on a wide variety of disciplines and organise your bibliography correctly.

1

B.BHUPAL and S.K.SATYANARAYANA. "Design and Simulation of Low Power and Area Efficient SQRT Carry Select Adder with Modified Binary to Excess-1 Converter." International Journal of Scientific Engineering and Technology Research 3, no. 44 (2014): 8927–32. https://doi.org/10.5281/zenodo.33084.

Full text

Abstract:

In the design of Integrated circuits, area occupancy and power consumption plays a vital role because of increasing necessity of portable systems. Carry Select Adder (CSLA) is a fast adder used in data processing processors for performing fast arithmetic functions. From the structure of the CSLA, it is clear that there is scope for reducing the area and power consumption in the CSLA. This work uses a simple and efficient transistor level modification of EX-OR gate used in BEC-1 converter to significantly reduce the area and power of the CSLA. Based on this modification 4, 8, 16-bit SQRT CSLA a

APA, Harvard, Vancouver, ISO, and other styles

2

A., Nithya, G. Priyanka A., Ajitha B., Gracia Nirmala Rani D., and Rajaram S. "FPGA Implementation of Low Power and Area Efficient Carry Select Adder." International Journal of Enhanced Research in Science Technology & Engineering 3, no. 7 (2014): 321–27. https://doi.org/10.5281/zenodo.33237.

Full text

Abstract:

In this paper, we have proposed a modified carry select adder which is known as fastest adders that can perform arithmetic operations in Digital signal processors. Modification in the gate level of the Square root Carry Select Adder (SQRT CSLA) structure results in the reduction of area and power of the CSLA structure which offers a simple and efficient function. Depending upon the Regular SQRT CSLA, we have modified the structure of the adders. The proposed design for 128-bit modified CSLA has reduced area and power as compared with the regular SQRT CSLA with only a slight increase in the del

APA, Harvard, Vancouver, ISO, and other styles

3

Pallavi, Saxena, Purohit Urvashi, and Joshi Priyanka. "Analysis of Low Power, Area- Efficient and High Speed Fast Adder." International Journal of Advanced Research in Computer and Communication Engineering 2, no. 9 (2013): 3705–10. https://doi.org/10.5281/zenodo.32567.

Full text

Abstract:

In electronics, adder is a digital circuit that performs addition of numbers. To perform fast arithmetic operations, carry select adder (CSLA) is one of the fastest adders used in many data- processing processors. The structure of CSLA is such that there is further scope of reducing the area, delay and power consumption. Simple and efficient gate – level modification is used in order to reduce the area, delay and power of CSLA. Based on the modifications, 8-bit, 16-bit, 32-bit and 64-bit architectures of CSLA are designed and compared. In this paper, conventional CSLA is compared with Mo

APA, Harvard, Vancouver, ISO, and other styles

4

J.Ponmalar, T.R.Sureshkumar, and T.Kowsalya. "Low Power, Area- Efficient and High Speed Fast Adder for Processing Element." International Journal of Innovative Research in Science, Engineering and Technology 4, no. 6 (2015): 946–54. https://doi.org/10.5281/zenodo.33096.

Full text

Abstract:

In electronics, adder is a digital circuit that performs addition of numbers. To perform fast arithmetic operations, carry select adder (CSLA) is one of the fastest adders used in many data- processing processors. The structure of CSLA is such that there is further scope of reducing the area, delay and power consumption. Simple and efficient gate – level modification is used in order to reduce the area, delay and power of CSLA. Based on the modifications, 8-bit, 16-bit, 32-bit and 64-bit architectures of CSLA are designed and compared. In this paper, conventional CSLA is compared with Mo

APA, Harvard, Vancouver, ISO, and other styles

5

You, Yuan, Tang, and Qiao. "An Energy and Area Efficient Carry Select Adder with Dual Carry Adder Cell." Electronics 8, no. 10 (2019): 1129. http://dx.doi.org/10.3390/electronics8101129.

Full text

Abstract:

In this paper, an energy and area efficient carry select adder (CSLA) is proposed. To minimize the redundant logic operation of a regular CSLA, a dual carry adder cell is proposed. The proposed dual carry adder is composed of an XOR/XNOR cell and two pairs of sum-carry cells. Both CMOS logic and a transmission gate were applied to the dual carry adder cell to achieve fast and energy efficient operation. Eight-bit, 16b, and 32b square-root (SQRT) CSLAs based on the proposed dual carry adder were developed. The post-layout simulation based on a SMIC 55 nm process demonstrated that the proposed C

APA, Harvard, Vancouver, ISO, and other styles

6

Aditya, Srinivas, and Ramesh K.B. "Design and Implementation of an Optimized ALU using a Square Root Carry Select Adder." Journal of Optoelectronics and Communication 6, no. 3 (2024): 18–26. https://doi.org/10.5281/zenodo.12720733.

Full text

Abstract:

<em>Arithmetic logic units (ALUs) are strong combinational circuits in digital computers that carry out arithmetic and logical operations. The Parallel Adder embedded within the Arithmetic Logic Unit (ALU) holds significance, yet the time-consuming nature of carry propagation (CP) during addition demands consideration. To cater to the requirements of low-power and area-efficient applications, the paper suggests an ALU design that integrates a modified Square Root Carry Select Adder (SQRT CSLA). Additionally, for applications necessitating enhanced speed, an alternative ALU design is introduced

APA, Harvard, Vancouver, ISO, and other styles

7

Priya, Meshram, and Sarode Prof.Mamta. "Designing of Modified Area Efficient Square Root Carry Select Adder(SQRT CSLA)." Journal of Emerging Technologies and Innovative Research 2, no. 3 (2015): 530–33. https://doi.org/10.5281/zenodo.33087.

Full text

Abstract:

In the design of Integrated Circuits, The necessity of portable systems is increasing an area occupancy plays a vital role. Square Root Carry Select Adder (SQRT CSLA) is one of the fastest adders which is used in this data-processing processor to perform fast arithmetic functions. In this paper, an area-efficient square root carry select adder(SQRT CSLA design) by sharing Common Boolean logic term (CBL) is proposed The modified architecture has been developed using Binary to Excess-1 converter (BEC). Based on this modification 8-, 16-, 32-, and 64-b square-root CSLA (SQRT CSLA) architecture ha

APA, Harvard, Vancouver, ISO, and other styles

8

Priya, Meshram, and Sarode Prof.Mamta. "Design of Modified Area Efficient Square Root Carry Select Adder (SQRT CSLA)." International Journal of Industrial Electronics and Electrical Engineering, no. 4 (June 17, 2015): 216–19. https://doi.org/10.5281/zenodo.33098.

Full text

Abstract:

In the design of Integrated Circuits, The necessity of portable systems is increasing an area occupancy plays a vital role. Square Root Carry Select Adder (SQRT CSLA) is one of the fastest adders which is used in this data-processing processor to perform fast arithmetic functions. In this paper, an area-efficient square root carry select adder(SQRT CSLA design) by sharing Common Boolean logic term (CBL) is proposed The modified architecture has been developed using Binary to Excess-1 converter (BEC). Based on this modification 8-, 16-, 32-, and 64-b square-root CSLA (SQRT CSLA) architecture ha

APA, Harvard, Vancouver, ISO, and other styles

9

Syed, Mustafaa M., M. Sathish, S. Nivedha, Magribatul Noora A. K. Mohammed, and Sifana T. Safrin. "Design of Carry Select Adder using BEC and Common Boolean Logic." Indian Journal of VLSI Design (IJVLSID) 1, no. 3 (2022): 5–9. https://doi.org/10.54105/ijvlsid.C1205.031322.

Full text

Abstract:

Carry Select Adder (CSLA) is known to be the fastest adder among the conventional adder structure, which uses multiple narrow adders. CSLA has a great scope of reducing area, power consumption, speed and delay. From the structure of regular CSLA using RCA, it consumes large area and power. This proposed work uses a simple and dynamic Gate Level Implementation which reduces the area, delay, power and speed of the regular CSLA. Based on a modified CSLA using BEC the implementation of 8-b, 16-b, 32-b square root CSLA (SQRT CSLA) architecture have been developed. In order to reduce the area and po

APA, Harvard, Vancouver, ISO, and other styles

10

M, Syed Mustafaa, Sathish M, Nivedha S, Magribatul Noora A K, and Safrin Sifana T. "Design of Carry Select Adder using BEC and Common Boolean Logic." Indian Journal of VLSI Design 1, no. 3 (2022): 5–9. http://dx.doi.org/10.54105/ijvlsid.c1205.031322.

Full text

Abstract:

Carry Select Adder (CSLA) is known to be the fastest adder among the conventional adder structure, which uses multiple narrow adders. CSLA has a great scope of reducing area, power consumption, speed and delay. From the structure of regular CSLA using RCA, it consumes large area and power. This proposed work uses a simple and dynamic Gate Level Implementation which reduces the area, delay, power and speed of the regular CSLA. Based on a modified CSLA using BEC the implementation of 8-b, 16-b, 32-b square root CSLA (SQRT CSLA) architecture have been developed. In order to reduce the area and po

APA, Harvard, Vancouver, ISO, and other styles

11

Ali, Mohamed Syed. "Cascaded Ripple Carry Adder Based SRCSA for Efficient FIR Filter." Indonesian Journal of Electrical Engineering and Computer Science 9, no. 2 (2018): 253. http://dx.doi.org/10.11591/ijeecs.v9.i2.pp253-256.

Full text

Abstract:

<p>Filter is one of the key components of all signals processing elements. Both the FIR and IIR filter are used to reduce the unwanted signal in the original signal. Here discussing the FIR filter and design the efficient FIR filter using Dual Ripple Carry Adder (RCA) based SQRT-carry select adder (CSLA). Many components present in the FIR filter, one of the main component is Adder. Adder is used to combine the signal for avoid the noise occurring in the output. Proposed a Dual RCA based SQRT-CSLA for speed up the filtering process. The filter performance can be analyzed by Xilinx simula

APA, Harvard, Vancouver, ISO, and other styles

12

Mohamed, Syed Ali. "Cascaded Ripple Carry Adder based SRCSA for Efficient FIR Filter." Indonesian Journal of Electrical Engineering and Computer Science 9, no. 2 (2018): 253–56. https://doi.org/10.11591/ijeecs.v9.i2.pp253-256.

Full text

Abstract:

Filter is one of the key components of all signals processing elements. Both the FIR and IIR filter are used to reduce the unwanted signal in the original signal. Here discussing the FIR filter and design the efficient FIR filter using Dual Ripple Carry Adder (RCA) based SQRT-carry select adder (CSLA). Many components present in the FIR filter, one of the main component is Adder. Adder is used to combine the signal for avoid the noise occurring in the output. Proposed a Dual RCA based SQRT-CSLA for speed up the filtering process. The filter performance can be analyzed by Xilinx simulation envi

APA, Harvard, Vancouver, ISO, and other styles

13

PinnikaVenkateswarlu and Kalpana Ragutla. "An Efficient SQRT Architecture of Carry Select Adder Design by HA and Common Boolean Logic." SSRG International Journal of Electronics and Communication Engineering 1, no. 8 (2014): 36–41. https://doi.org/10.5281/zenodo.33082.

Full text

Abstract:

As we are aware that carry select adder is the fastest one amongdata processing element, on the other hand due to having pairs of ripple carry adder structure traditional carry select adder consumes more area. So proposed scheme is to developa low power and low area half adder based (CSLA) using simple using common Boolean logic (CBL), where it employs one half adders to perform the summation operation for the common Boolean logic (CBL) and carry zero respectively. Half adder and CBL have to be designed where half adder requires one XOR gate, one AND gate where CBL requires only one NOT as wel

APA, Harvard, Vancouver, ISO, and other styles

14

Penchalaiah, U., and Siva Kumar VG. "Survey: Performance Analysis of FIR Filter Design Using Modified Truncation Multiplier with SQRT based Carry Select Adder." International Journal of Engineering & Technology 7, no. 2.32 (2018): 243. http://dx.doi.org/10.14419/ijet.v7i2.32.13519.

Full text

Abstract:

A recent years of technology development in Signal processing application a FIR (Finite impulse response) filter design will have a highly compactable with high performance and low power in all digital signal processing application, such as audio processing, signal processing, software define radio and so on. Now a days in our environment will have more signal noises, and fluctuation due to technology development, here the Filter design is mainly configuring the priority to reduce the signal noises and fluctuation in all type of gadgets. In this project, the design contains Transpose form of h

APA, Harvard, Vancouver, ISO, and other styles

15

Priya, Meshram, Mahendra Mithilesh, and Jawarkar Parag. "Designed Implementation of Modified Area Efficient Enhanced Square Root Carry Select Adder." International Journal for Research in Emerging Science and Technology 2, no. 5 (2015): 96–99. https://doi.org/10.5281/zenodo.33092.

Full text

Abstract:

In the design of Integrated Circuits, area occupancy plays a vital role because of increasing the necessity of portable systems. Carry Select Adder (CSLA) is one of the fastest adders used in many data-processing processors to perform fast arithmetic functions. In this paper, an area-efficient carry select adder by sharing the common Boolean logic term (CBL) with BEC is proposed. After logic simplification and sharing partial circuit, only one XOR gate and one inverter gate in each summation operation as well as one AND gate and one inverter gate in each carry-out operation are needed. Based o

APA, Harvard, Vancouver, ISO, and other styles

16

Rajalakshm, T. i., and M. R. Mahalakshmi. "Design of Vedic Multiplier Using SQRT Carry Select Adder (CSLA)." International Journal of MC Square Scientific Research 9, no. 1 (2017): 34–43. http://dx.doi.org/10.20894/ijmsr.117.009.001.005.

Full text

APA, Harvard, Vancouver, ISO, and other styles

17

Gopi, M., and GBS R. Naidu. "128 bit Unsigned Multiplier Design and Implementation Using an Efficient SQRT-CSLA." International Journal of Hybrid Information Technology 8, no. 10 (2015): 197–204. http://dx.doi.org/10.14257/ijhit.2015.8.10.18.

Full text

APA, Harvard, Vancouver, ISO, and other styles

18

Kumar, Avneesh, Neeraj Jain, and Paresh Rawat. "FFT utilizing Modified SQRT CSLA and Proposed 5:3 and 9:4 Compressor." International Journal of Computer Applications 128, no. 10 (2015): 36–40. http://dx.doi.org/10.5120/ijca2015906648.

Full text

APA, Harvard, Vancouver, ISO, and other styles

19

Sushma, P. Pavani, J. Priyanka, R. Lalitha, K. Manoj, N. Divya, and V. Suma. "High Speed and Area Efficient Booth Multiplier Using SQRT CSLA with Zero Finding Logic." International Journal of Engineering Research and Applications 07, no. 04 (2017): 75–80. http://dx.doi.org/10.9790/9622-00704017580.

Full text

APA, Harvard, Vancouver, ISO, and other styles

20

K, Pitambar Patra, Sambit Patnaik, Swapna Subudhiray, and Janmejaya Samal. "High Speed Area Efficient FFT using Modified SQRT CSLA and 5:3 & 9:4 Compressor." IJIREEICE 4, no. 1 (2016): 22–26. http://dx.doi.org/10.17148/ijireeice.2016.4106.

Full text

APA, Harvard, Vancouver, ISO, and other styles

21

D.Gandhe, Sumeet, and Venkatesh Giripunje. "FPGA Implementation of Area Efficient and Delay Optimized 32-Bit SQRT CSLA with First Addition Logic." International Journal of Computer Applications 95, no. 22 (2014): 43–49. http://dx.doi.org/10.5120/16730-7024.

Full text

APA, Harvard, Vancouver, ISO, and other styles

22

Kumareshan, N., A. Umashankar, Manoj Verma, et al. "Truncation Multiplier-Based Cognitive Radio Spectrum Analyzer for Nanomedical Applications." Journal of Nanomaterials 2022 (September 1, 2022): 1–7. http://dx.doi.org/10.1155/2022/4766366.

Full text

Abstract:

The electromagnetic spectrum is one of nature’s meagre resources. The requirements of wireless communication cannot be satisfied by the new spectrum allocation plan. A policy of self-driven spectrum allocation results as a result. Cognitive radio (CR) engineering is a brilliant technique to maximise spectrum utilisation in rapidly changing environments by identifying unusable and underutilised bandwidth. One of the information strategies of intellectual radio is range detecting, which uses self-persuaded range allocation techniques to use open range to determine the existence of critical clien

APA, Harvard, Vancouver, ISO, and other styles

23

NAIK, D. KRISHNA, and DR V. VIJAYALAKSHMI. "MINIATURE IMPROVED CARRY SELECT ADDER WITH ADVANCE FEATURES AND POWER REQUIREMENTS." International Journal of Electronics Signals and Systems, October 2014, 99–103. http://dx.doi.org/10.47893/ijess.2014.1205.

Full text

Abstract:

In most of the data processing processors to perform arithmetic functions Carry Select Adder (CSLA) is used as this is one of the fastest adders. In order to increase the overall efficiency of the processor we can reduce the area and power consumption of the CSLA of processors. Based on this premise we can modify the regular SQRT CSLA architecture as 8-, 16-, 32-, and 64-b square-root CSLA (SQRT CSLA) architecture. The proposed design has reduced area and power as compared with the regular SQRT CSLA with only a slight increase in the delay. This work evaluates the performance of the proposed d

APA, Harvard, Vancouver, ISO, and other styles

24

MURTHY, G. NARAYANA, and R. TRINATH. "A DESIGN OF AREA AND POWER EFFICIENT HIGH SPEED DATA PATH LOGIC SYSTEM." International Journal of Electronics and Electical Engineering, April 2015, 251–56. http://dx.doi.org/10.47893/ijeee.2015.1164.

Full text

Abstract:

Carry Select Adder (CSLA) is one of the fastest adders use in many data-processing processors to perform fast arithmetic functions. From the structure of the CSLA, it is clear that there is scope for reducing the area and power consumption in the CSLA. This work uses a simple and efficient gate-level modification to significantly reduce the area and power of the CSLA. Based on this modification 8-, 16-, 32-, and 64-b square-root CSLA (SQRT CSLA) architecture have been developed and compared with the regular SQRT CSLA architecture. The proposed design has reduced area and power as compared with

APA, Harvard, Vancouver, ISO, and other styles

25

MURTHY, G. NARAYANA, and R. TRINATH. "A DESIGN OF AREA AND POWER EFFICIENT HIGH SPEED DATA PATH LOGIC SYSTEM." International Journal of Electronics and Electical Engineering, April 2015, 251–56. http://dx.doi.org/10.47893/ijeee.2015.1164.

Full text

Abstract:

Carry Select Adder (CSLA) is one of the fastest adders use in many data-processing processors to perform fast arithmetic functions. From the structure of the CSLA, it is clear that there is scope for reducing the area and power consumption in the CSLA. This work uses a simple and efficient gate-level modification to significantly reduce the area and power of the CSLA. Based on this modification 8-, 16-, 32-, and 64-b square-root CSLA (SQRT CSLA) architecture have been developed and compared with the regular SQRT CSLA architecture. The proposed design has reduced area and power as compared with

APA, Harvard, Vancouver, ISO, and other styles

26

AntoBennet, M., S. Sankaranarayanan, V. BanuPriya, PJaya Pretheena, S. Yamini, and S. Supriya. "PERFORMANCE AND ANALYSIS OF LOW POWER, AREAEFFICIENT AND HIGH SPEED CARRYFAST ADDER." International Journal on Smart Sensing and Intelligent Systems 10, no. 4 (2017). https://doi.org/10.21307/ijssis-2017-268.

Full text

Abstract:

Carry Select Adder (CSLA) is one of the fastest adders used in many data-processing processors to perform fast arithmetic functions. From the structure of the CSLA, it is clear that there is scope for reducing the area and power consumption in the CSLA. This work uses a simple and efficient gate-level modification to significantly reduce the area and power of the CSLA. Based on this modification 8, 16,32,and 64-bit square-root CSLA (SQRT CSLA) architecture have been developed and compared with the regular SQRT CSLA architecture. The proposed design has reduced area and power as compared with t

APA, Harvard, Vancouver, ISO, and other styles

27

"A Place and Power Effective Square Root Carry Choose Adder Design by 3t-Xor Gate and Typical Boolean Logic." International Journal of Innovative Technology and Exploring Engineering 8, no. 9S3 (2019): 565–68. http://dx.doi.org/10.35940/ijitee.i3111.0789s319.

Full text

Abstract:

The Fastest viper among snake that is standard is perceived as Carry pick viper (CSLA). This calls for effective CSLA understudies of territory, deferral and vitality of the framework. In this square is changed CSLA includes 3T-XOR entryway plan and average Boolean rationale (CBL) rearrangements. The 3 Transistor XOR door diminishes the measure of transistors inside the XOR entryway of this viper circuit and following the sane rearrangements we require only one Inverter and one OR door for summation and convey apportion that is operation. Through the multiplexer, we can discover the creation t

APA, Harvard, Vancouver, ISO, and other styles

28

Priya, Ramesh Meshram. "Implementing Design of Modified Area Efficient Enhanced Square Root Carry Select Adder." International Journal for Engineering Applications and Technology, March 21, 2015. https://doi.org/10.5281/zenodo.33089.

Full text

Abstract:

In the design of Integrated Circuits, area occupancy plays a vital role because of increasing the necessity of portable systems. Carry Select Adder (CSLA) is one of the fastest adders used in many data-processing processors to perform fast arithmetic functions. In following paper, an area-efficient carry select adder by sharing the common Boolean logic term (CBL) is proposed. Based on this modification a new architecture has been developed and compared with the regular and modified Square-root CSLA (SQRT CSLA) architecture. The modified architecture has been developed using Binary to Excess-1

APA, Harvard, Vancouver, ISO, and other styles

29

"Design and Implementation of FIR Filter using Efficient MAC." International Journal of Innovative Technology and Exploring Engineering 9, no. 3 (2020): 878–81. http://dx.doi.org/10.35940/ijitee.b7341.019320.

Full text

Abstract:

The Design And Realization Of Efficient Multiplication And Accumulation Unit (MAC) Of A Digital FIR Filter Has Substantial Influence In Designing A Well-Organized Finite Impulse Response Filter As It Is Used To Compute The Filter Response. Area Efficiency In An FIR Filter Can Be Achieved By Reducing The Gate Count Of Either Multiplier Unit Or An Adder Unit Or Both The Units Since They Are The Basic Building Blocks Of FIR Filter. This Paper Presents A VLSI Architecture For A 4-Tap FIR Filter Which Is Designed By Using Efficient Adder And A Multiplier Employing Logic Optimization Technique. Area

APA, Harvard, Vancouver, ISO, and other styles

30

"Design of High-Speed Desensitized FIR Filter Employing Reduced Complexity SQRT Carry Select Adder." VOLUME-8 ISSUE-10, AUGUST 2019, REGULAR ISSUE 8, no. 10 (2019): 4288–96. http://dx.doi.org/10.35940/ijitee.j1063.0881019.

Full text

Abstract:

In this research, a highly efficient desensitized FIR filter is designed to enhance the performance of digital filtering operation. With regard to FIR filter design, Multiplication and Accumulation component (MAC) forms the core processing entity. Half-band filters employing Ripple Carry Adder (RCA) based MAC structures have a sizeable number of logical elements, leading to high delay and high power consumption. To minimize these issues, a modified Booth multiplier encompassing SQRT Carry Select Adder (CSLA) based MAC component is proposed for the desensitized filter with reduced coefficients

APA, Harvard, Vancouver, ISO, and other styles

31

"Performance Analysis of 128 bit Unsigned Multiplier Using SQRT based CSLA." International Journal of Recent Trends in Engineering and Research, January 30, 2018, 568–74. http://dx.doi.org/10.23883/ijrter.conf.20171225.088.h7i1y.

Full text

APA, Harvard, Vancouver, ISO, and other styles

32

"REALIZATION OF DIRECT FORM FIR FILTER WITH REDUCED COMPLEXITY SQRT CSLA ADDER." International Journal of Recent Trends in Engineering and Research, January 20, 2018, 277–80. http://dx.doi.org/10.23883/ijrter.conf.20171201.056.iboke.

Full text

APA, Harvard, Vancouver, ISO, and other styles

33

"Area and Power Potent VLSI Architecture for Modified CSLA with A Logic Optimization Technique." International Journal of Innovative Technology and Exploring Engineering 8, no. 12 (2019): 2873–79. http://dx.doi.org/10.35940/ijitee.l3051.1081219.

Full text

Abstract:

Through generations, in an endeavor to pioneer innovative circuit designs, an adder is having the greatest importance as it is a basic building block to decide the system’s overall performance. Wide varieties of adders are used for a plethora of applications in the field of Signal Processing and VLSI systems. Most predominantly used Speed efficient architecture for performing n-bit addition in VLSI applications is Square Root Carry Select Adder (SQRT-CSLA) as it pre-computes the carry and sum by assuming input carry as ‘zero’ and ‘one’. But the overall area usage is high as it uses more number

APA, Harvard, Vancouver, ISO, and other styles

34

Penchalaiah, Usthulamuri, and V. G. Siva Kumar. "Design and Implementation of Low Power and Area Efficient Architecture for High Performance ALU." Parallel Processing Letters, October 19, 2021. http://dx.doi.org/10.1142/s0129626421500171.

Full text

Abstract:

Digital Signal Processors (DSP) have a ubiquitous presence in almost all civil and military signal processing applications, including mission critical environments like nuclear reactors, process control etc. Arithmetic and Logic units (ALU), being the heart of any digital signal processor, play critical and decisive roles in achieving the required parameter benchmarks and the overall efficiency and robustness of the digital signal processor. State of the art research has shown successful traction with the performance requirements of critical Multiply-Accumulate (MAC) parameters, like reduced p

APA, Harvard, Vancouver, ISO, and other styles

35

Jalaja, S., and M.V Pooja. "Performance Analysis of Reconfigurable Multiplier Unit for FIR Filter Design." August 3, 2023. https://doi.org/10.5281/zenodo.8211196.

Full text

Abstract:

The design of Finite Impulse Response (FIR) filter performance is analyzed using Reconfigurable multipliers unit (Dadda, Booth, Wallace, and Shift & Add multipliers) and retimed SQRT CSLA block. The FIR filter is frequently used in digital signal processing technique for a variety of applications including speech processing, loudspeaker equalization, echo cancellation, noise cancellation, arithmetic computations, and image processing. In this paper, the FIR filter takes an input channel and produces multiple output channels by multiplying the input samples with corresponding filter coeffic

APA, Harvard, Vancouver, ISO, and other styles

36

Kumar, N. Manoj, G. Saravanan, D. Shyam Ganesh, and S. Kanimozi. "An Efficient Design of 16 Bit MAC Unit using Vedic Mathematics." BOHR International Journal of Intelligent Instrumentation and Computing, 2021, 1–4. http://dx.doi.org/10.54646/bijiiac.001.

Full text

Abstract:

Duplicate and Accumulate (MAC) is one of the central practices utilized absolutely in signal- controlling and different applications. The multiplier is the major piece of Digital Signal Processors (DSPs). Its cutoff spins around power, LUT use, and surrender pick the presence of a DSP. In like way, there is a need to sort out the drive and give up fit multiplier. In this paper, a 16-digit MAC unit is proposed to utilize an 8-cycle Vedic multiplier and pass on a save snake. A relationship with the current 8-cycle Vedic multiplier utilizing Square-Root (SQR) Carry-select snake (CSLA) is introduc

APA, Harvard, Vancouver, ISO, and other styles

We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!