Log in

Relevant bibliographies by topics / Stencil printing processes

Contents

Journal articles
Dissertations / Theses
Books
Conference papers

Academic literature on the topic 'Stencil printing processes'

Author: Grafiati

Published: 4 June 2021

Last updated: 10 February 2022

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the lists of relevant articles, books, theses, conference reports, and other scholarly sources on the topic 'Stencil printing processes.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Journal articles on the topic "Stencil printing processes"

1

Huang, Chien-Yi. "Applying the Taguchi parametric design to optimize the solder paste printing process and the quality loss function to define the specifications." Soldering & Surface Mount Technology 30, no. 4 (September 3, 2018): 217–26. http://dx.doi.org/10.1108/ssmt-03-2017-0010.

Full text

Abstract:

Purpose This research aims to study the stencil printing process of the quad flat package (QFP) component with a pin pitch of 0.4 mm. After the optimization of the printing process, the desired inspection specification is determined to reduce the expected total process loss. Design/methodology/approach Static Taguchi parametric design is applied while considering the noise factors possibly affecting the printing quality in the production environment. The Taguchi quality loss function model is then proposed to evaluate the two types of inspection strategies. Findings The optimal parameter-level treatment for the solder paste printing process includes a squeegee pressure of 11 kg, a stencil snap-off of 0.14 mm, a cleaning frequency of the stencil once per printing and using an air gun after stencil wiping. The optimal upper and lower specification limits are 119.8 µm and 110.3 µm, respectively. Originality/value Noise factors in the production environment are considered to determine the optimal printing process. For specific components, the specification is established as a basis for subsequent processes or reworks.

APA, Harvard, Vancouver, ISO, and other styles

2

Rodriguez, G., and D. F. Baldwin. "Analysis of Solder Paste Release in Fine Pitch Stencil Printing Processes." Journal of Electronic Packaging 121, no. 3 (September 1, 1999): 169–78. http://dx.doi.org/10.1115/1.2792680.

Full text

Abstract:

Advanced electronics packaging technologies such as chip scale packages, fine pitch ball grid arrays, and flip chip are pushing solder paste stencil printing to the limit. In order to achieve solder print deposits of the sizes required for emerging electronic packaging technology, a rigorous understanding of the process is required. This paper seeks to expand our understanding of the physical characteristics of stencil printing specifically focusing on the solder paste release process based on experimental and analytical approaches. First, designed experiments were conducted to identify the main process variables affecting final print quality. An in-situ measurement system using a high speed imaging system monitored the solder paste release process. Based on experimental observations, different modes of solder paste release and their corresponding mechanisms were identified. A model was developed to predict print quality for fine pitch applications. The proposed model was experimentally verified showing good agreement with measured values for fine pitch and very fine pitch printing. It was found that the cohesive and adhesive forces acting on the paste tend to govern the release process rather than the viscous and inertial forces.

APA, Harvard, Vancouver, ISO, and other styles

3

Al-Ma'aiteh, Tareq Ibrahim, Oliver Krammer, and Balázs Illés. "Transient Numerical Modelling of the Pin-in-Paste Technology." Applied Sciences 11, no. 10 (May 19, 2021): 4670. http://dx.doi.org/10.3390/app11104670.

Full text

Abstract:

The pin-in-paste technology is an advancing soldering technology for assembling complex electronic products, which include both surface-mounted and through-hole components. A computational fluid dynamics model was established to investigate the stencil printing step of this technology, where the hole-filling by the solder pastes is the most critical factor for acquiring reliable solder joints. The geometry of the transient numeric model included the printing squeegee, the stencil, and the through-holes of a printed circuit board with different geometries and arrangements. A two-phase fluid model (solder paste + air) was applied, utilizing the Volume of Fluid method (VoF). The rheological properties of the solder paste were addressed by an exhaustive viscosity model. It was found that the set of through-holes affected the flow-field and yielded a decrease in the hole-filling if they were arranged in parallel with the travelling direction of the printing squeegee. Similar disturbance on the flow-field was found for oblong-shaped through-holes if they were arranged in parallel with the squeegee movement. The findings imply that the arrangement of a set of through-holes and the orientation of oblong-shaped through-holes should be optimized even in the early design phase of electronic products and during the set of assembly processes. The soldering failures in pin-in-paste technology can be reduced by these early design-phase considerations, and the first-pass yield of electronic soldering technologies can be enhanced.

APA, Harvard, Vancouver, ISO, and other styles

4

Liang, Hanzhuang, Linh Rolland, Floriana Suriawidjaja, Mani Ahmadi, and Heakyoung Park. "Precise solder dispensing in high-throughput micro-device packaging applications." Additional Conferences (Device Packaging, HiTEC, HiTEN, and CICMT) 2014, DPC (January 1, 2014): 001284–94. http://dx.doi.org/10.4071/2014dpc-wa21.

Full text

Abstract:

Advanced micro-device packaging sets high and dynamic standard for its supplier industries for speed, precision and flexibility. A high-precision and high-throughput solder paste dispensing process has been developed to fill the gap between novel packaging design and traditional processes of stencil printing and slow dispensing. This process is being used in 25 PCBA production lines to package smart phones, MEMS devices and automobile control panels. These production lines are in full service 24/6 with each dispense system running at 2500unit per hour for simple MEMS patterns, 144uph for complex smart phone patterns and 6uph of full automobile control panels. A well-controlled valve design is applied to achieve high dispensing accuracy at fast speeds. This has removed process design barriers related to dispensing and has matched the high-end platform capability. This process also provides packaging designers with a flexibility superior to the existing solder printing process. The dispense pattern and route can be modified at cost, in minutes and during any step in the design or the assembly stage. Dispensed shapes include dots, lines, rectangle frames and annular rings, with fine edge definition 40um or less. This process can cover a wide range of pattern dimensions between 0.18mm and 100mm. Solder pastes that can be dispensed during this process have 80~90% metal content, type 4 to 6 mesh size. New processes are under development to further push limitations on throughput, dimension, flexibility and material dispensability.

APA, Harvard, Vancouver, ISO, and other styles

5

Perrone, R., H. Bartsch de Torres, M. Hoffmann, M. Mach, and J. Müller. "Miniaturized Embossed Low Resistance Fine Line Coils in LTCC." Journal of Microelectronics and Electronic Packaging 6, no. 1 (January 1, 2009): 42–48. http://dx.doi.org/10.4071/1551-4897-6.1.42.

Full text

Abstract:

Embedded ceramic coils stand out because of their excellent dielectric, thermal, and RF properties. However the relatively high sheet resistance (low thickness) of printed thick-film conductors restricts their functionality for applications where current values of several amps are needed. Using embossed structures it is possible to manufacture conductors with increased thickness and low resistance on LTCC tapes. The manufacturing process for wide conductors with high dimensional accuracy was shown in previous publications. In this work fine line embossed structures with line widths and spaces of 50 and 75 μm respectively were realized. The cross section of the embossed channels was about 50 μm. The fine line screen printing, stencil printing, and the photo definable Fodel® processes were used to fill the small structures with thick-film ink. The whole process was used to manufacture several types of low resistance coils in LTCC that can be used for current values up to approximately 3 A. They were realized as embedded as well as SMD components. Thus, the functionality of LTCC modules and LTCC SMD coils was increased. In this paper, the filling and patterning characteristics of all structuring methods are compared and the results discussed. Furthermore, the advantages of this process are shown by electrical, thermal, and RF measurements.

APA, Harvard, Vancouver, ISO, and other styles

6

Torabi, N. Meetra, Janet K. Lumpp, and James E. Lumpp. "Materials Selection and Processing Techniques for Small Spacecraft Solar Cell Arrays." International Symposium on Microelectronics 2011, no. 1 (January 1, 2011): 000789–99. http://dx.doi.org/10.4071/isom-2011-wp4-paper3.

Full text

Abstract:

Body mounted germanium substrate solar cell arrays form the faces of many small satellite designs to provide the primary power source on orbit. High efficiency solar cells are made affordable for University scale satellite programs as triangular devices trimmed from wafer scale solar cells. The smaller cells allow the array designs to pack tightly around antenna mounts and payload instruments, giving the board design more flexibility. We are investigating the reliability of solar cells attached to FR-4 and carbon core laminate printed circuit boards. FR-4 circuit boards have significantly higher thermal expansion coefficients and lower thermal conductivities than germanium. This thermal expansion coefficient mismatch between the FR-4 board and the components used cause major concern for the power system when considering a failure of the solar cells, such as a series of cracked cells or faulty solder joints. These failures are most likely to happen with a longer orbital lifetime and longer exposure to the harsh environment the satellite will experience while in orbit. Carbon core laminates provide an advanced alternative because the core thickness can be selected to more closely match the device substrate, or at least provide a wider thermal expansion coefficient range to match the components on the board. We are also comparing various methods of attaching the solar cells to the printed circuit boards, using solder paste alone and in parallel with a silicone adhesive, considering the application of these adhesives by comparing the solder joints under x-ray when applied by screen printing versus stencil printing, and looking closely at the cleaning processes for array assembly. Storage, vacuum exposure, thermal cycling, functional and vibration testing will be used to compare the survivability and performance of the solar arrays.

APA, Harvard, Vancouver, ISO, and other styles

7

Nah, Jae-Woong, Peter A. Gruber, Paul A. Lauro, and Claudius Feger. "Mask and mask-less injection molded solder (IMS) technology for fine pitch substrate bumping." International Symposium on Microelectronics 2010, no. 1 (January 1, 2010): 000348–54. http://dx.doi.org/10.4071/isom-2010-tp5-paper5.

Full text

Abstract:

We report the results of a new pre-solder bumping technology of injection molded solder (IMS) for fine pitch organic substrates. Pure molten solder is injected through a reusable film mask (mask IMS) or directly injected without a mask (mask-less IMS) on the pads of an organic substrate to overcome the limitation of current pre-solder bumping technologies such as solder paste stencil printing and micro-ball mounting. In the case of mask IMS, targeted solder height over the solder resist (SR) is designed into the mask which has desirable thickness and hole sizes. Three different solder bump heights such as 30, 50, and 70 microns over SR were demonstrated for commercial organic substrates which have a pitch of 150 μm for 5,000 area array pads. To show the extendibility of the mask IMS bumping method to very fine pitch applications, 100 μm pitch bumping of 10,000 pads and 80 μm pitch bumping of 15,000 pads were demonstrated. In mask-less IMS, the pure molten solder is directly filled into the opening volume of the SR. After the injection of molten solder, solidification of the solder under low oxygen leads to solder protrusions above the SR surface because 100 % pure solder is filled into the whole SR opening volume. For a 150 μm pitch commercial substrate, we demonstrated minimum bump heights of 15 μm over the 20 μm thick SR. Since there is no need to align mask and substrate, the maskless IMS method lowers process costs and makes the process more reliable. By manipulating the opening in the SR, it is possible to enable variations in the height of the solder bumps. Flux or formic acid is not needed during solder injection of both described processes, but a low oxygen environment must be maintained. In this paper, we will discuss laboratory scale processes and bump inspection data, along with the discussion of manufacturing strategies for IMS solder bumping technology for fine pitch organic substrates.

APA, Harvard, Vancouver, ISO, and other styles

8

Thomas, T., S. Voges, T. Braun, S. Raatz, R. Kahle, K. F. Becker, M. Koch, et al. "High viscosity paste dosing for microelectronic applications." International Symposium on Microelectronics 2016, no. 1 (October 1, 2016): 000345–50. http://dx.doi.org/10.4071/isom-2016-wp45.

Full text

Abstract:

Abstract Today's microelectronics packaging especially for SiPs relies on the processing of a wide variety of materials Such as materials for components, substrates, contact materials (solder & adhesives) and encapsulants. Most materials are processed as bulk material but precision dosing of pastes is key to many assembly processes. Examples are dosing of solder paste, typically done by stencil printing, underfilling for Flip Chip encapsulation, typically done by dispensing or jetting, or glob top encapsulation of Chip on Board assemblies, where also dispensing is the typical process. When working with those paste materials, viscosity is one of the key parameters for processing, and viscosities too high do not allow dosing of the materials, not even to transport the material from a reservoir to the dosing head, which may be a simple needle or a jet valve. [1,2] To overcome this obstacle, i.e. to dose materials of high viscosity precisely and homogeneously from a syringe to the dosing head, a research program has been set up, where Vermes microdispensing as a valve manufacturer and TU Berlin/IZM as a research institute are cooperating. TU Berlin is working on material rheology effects and flow models; Vermes is researching valve modifications and material flow path optimization. Core of the research is to find methods that allow a reduction of paste viscosity without leading to irreversible changes in the material, as would be the case when simply applying heat to the paste. As reference process for material dosing, FO-WLP has been chosen, materials selected for the investigations are glob top dam and fill material and liquid molding compound – using both rheological experiments as well as actual material dosing and processing. Apart from temperature, mechanical and ultrasonic stimulation of the material have been evaluated to achieve optimized dosing of high viscous pastes, As a result, a first description of paste behavior during processing is given, being the basis for future work towards homogeneous precision dosing of high viscous pastes for microelectronic applications.

APA, Harvard, Vancouver, ISO, and other styles

9

Ziesche, Steffen, and Martin Ihle. "High current conductors in LTCC." Additional Conferences (Device Packaging, HiTEC, HiTEN, and CICMT) 2012, CICMT (September 1, 2012): 000025–29. http://dx.doi.org/10.4071/cicmt-2012-ta14.

Full text

Abstract:

The publication discusses the possibilities of integrating high cross section - metallization structures within fired LTCC substrates. After comparison of different methods for building such metallization structures it focuses on laser ablation to form channel structures, which will be further filled by stencil printing. Furthermore the variants of firing LTCC substrates with high amounts of metallization are discussed and our chosen solution is presented. Finally the processed LTCC substrates are characterized and their ampacities discussed.

APA, Harvard, Vancouver, ISO, and other styles

10

Xi, Yue, Tao Wang, Qi Mu, Congcong Huang, Shuming Duan, Xiaochen Ren, and Wenping Hu. "Stencil mask defined doctor blade printing of organic single crystal arrays for high-performance organic field-effect transistors." Materials Chemistry Frontiers 5, no. 7 (2021): 3236–45. http://dx.doi.org/10.1039/d1qm00097g.

Full text

APA, Harvard, Vancouver, ISO, and other styles

More sources

Dissertations / Theses on the topic "Stencil printing processes"

1

Rodriguez, German Dario. "Analysis of the solder paste release in fine pitch stencil printing processes." Thesis, Georgia Institute of Technology, 1998. http://hdl.handle.net/1853/18867.

Full text

APA, Harvard, Vancouver, ISO, and other styles

2

Barajas, Leandro G. "Process Control in High-Noise Environments Using A Limited Number Of Measurements." Diss., Georgia Institute of Technology, 2003. http://hdl.handle.net/1853/7741.

Full text

Abstract:

The topic of this dissertation is the derivation, development, and evaluation of novel hybrid algorithms for process control that use a limited number of measurements and that are suitable to operate in the presence of large amounts of process noise. As an initial step, affine and neural network statistical process models are developed in order to simulate the steady-state system behavior. Such models are vitally important in the evaluation, testing, and improvement of all other process controllers referred to in this work. Afterwards, fuzzy logic controller rules are assimilated into a mathematical characterization of a model that includes the modes and mode transition rules that define a hybrid hierarchical process control. The main processing entity in such framework is a closed-loop control algorithm that performs global and then local optimizations in order to asymptotically reach minimum bias error; this is done while requiring a minimum number of iterations in order to promptly reach a desired operational window. The results of this research are applied to surface mount technology manufacturing-lines yield optimization. This work achieves a practical degree of control over the solder-paste volume deposition in the Stencil Printing Process (SPP). Results show that it is possible to change the operating point of the process by modifying certain machine parameters and even compensate for the difference in height due to change in print direction.

APA, Harvard, Vancouver, ISO, and other styles

3

陳彥彰. "The Relationship Between Stencil Features and Paste Deposition in Surface Mounted Printing Processes." Thesis, 2008. http://ndltd.ncl.edu.tw/handle/86147174305683282881.

Full text

Abstract:

碩士
明新科技大學
工程管理研究所
96
Following by the highly development of the consuming electronic products and the trend toward the miniatureel size and user-friendly interfaces, the well-implementation of Surface Mount Technology (SMT) in today’s printed circuit board (PCB) assemblies is becoming more crucial during the processes. With the increasing difficulties and complexity of surface mounted techniques due to the miniature of electronic devices, the process yield descends and the extra cost increases. Therefore the improvement of the producing process is becoming more and more urgent now. According to the related research, 52%~71% of the SMT process’ defects come from stencil printing process; so, if we can effectively eliminate the printing process defects, we can largely improve the yield of the SMT. DOE and Regression techniques are applied in this research to explore the relations between geometric features of stencil aperture and amount of solder paste deposition. With the experiment analysis conducted the solder paste deposition models were derived. First, we consider the significant factors that impact the process of stencil printing. Then, we use ANOVA to find out the factors that influence the solder paste deposition. Next, we use RSM to build up the models and optimize the parameters. The result of this research is to develop the regression models of the round and square aperture in the paste deposition, find out the optimal solutions of stable paste deposition and develop the quality control chart of the paste. The goal is to offer the performance evaluation of solder paste deposition for the process engineers when they attempt to design the appropriate stencil at the very first beginning of process development.

APA, Harvard, Vancouver, ISO, and other styles

Books on the topic "Stencil printing processes"

1

ill, Mukhida Zul, ed. Stencils and screens. New York: Thomson Learning, 1993.

Find full text

APA, Harvard, Vancouver, ISO, and other styles

2

Printing by hand: A modern guide to printing with handmade stamps, stencils, and silk screens. New York: Stewart, Tabori & Chang, 2008.

Find full text

APA, Harvard, Vancouver, ISO, and other styles

3

Charese, Mongiello, ed. Start your own screen-printing business: A user's guide to printing and selling tee shirts. New York: iUniverse, 2008.

Find full text

APA, Harvard, Vancouver, ISO, and other styles

4

Mukhida, Zul, and Susie O'Reilly. Stencils and Screens (Arts & Crafts). Hodder Wayland, 1993.

Find full text

APA, Harvard, Vancouver, ISO, and other styles

5

Mukhida, Zul, and Susie O'Reilly. Stencils and Screens (Arts & Crafts). Hodder Wayland, 1994.

Find full text

APA, Harvard, Vancouver, ISO, and other styles

6

Home Decorating Institute (Minnetonka, Minn.) and Cy DeCosse Incorporated, eds. Stenciling, etc. Minnetonka, Minn: Cy DeCosse Inc., 1996.

Find full text

APA, Harvard, Vancouver, ISO, and other styles

7

(Photographer), Graham Rae, ed. Print Magic: The Complete Guide to Decorative Printing Techniques. Aurum Press, 1997.

Find full text

APA, Harvard, Vancouver, ISO, and other styles

Conference papers on the topic "Stencil printing processes"

1

Whitmore, Mark, and Jeff Schake. "Screen and stencil printing processes for wafer backside coating." In 2008 33rd IEEE/CPMT International Electronics Manufacturing Technology Conference (IEMT). IEEE, 2008. http://dx.doi.org/10.1109/iemt.2008.5507863.

Full text

APA, Harvard, Vancouver, ISO, and other styles

2

Oliveira, Ricardo F., Nelson Rodrigues, José Carlos Teixeira, Duarte Santos, Delfim Soares, Maria F. Cerqueira, and Senhorinha F. C. F. Teixeira. "A Numerical Study of Solder Paste Rolling Process for PCB Printing." In ASME 2018 International Mechanical Engineering Congress and Exposition. American Society of Mechanical Engineers, 2018. http://dx.doi.org/10.1115/imece2018-88035.

Full text

Abstract:

The increasing demand for electronic devices associated with the increasing competitiveness between enterprises, pushes towards process automation to decrease production costs. The reflow soldering has proven to be effective in this regard. This is composed by a series of steps or processes, such as: (a) stencil printing, (b) component placement and (c) reflow oven soldering. Each process has its specific traits that contribute to the overall process efficiency. The present study is directed towards process (a), which includes the rolling of the solder paste over the stencil surface, followed by the subsequent filling of the stencil apertures. Several parameters influence the solder paste behaviour and thus the effectiveness of the rolling process. This work focuses on the solder paste non-Newtonian viscosity properties, with the solder paste presenting a thixotropic behaviour, necessary for the filling of the stencil apertures. Although the increase in the squeegee velocity causes extra shear in the solder paste and consequently lower viscosity, the excess of velocity may cause defects in the aperture filling process. In addition, during the rolling process, air may become entrapped in the solder paste. The complexity of this process is addressed by numerical simulation, in particular, using the work-package ANSYS to study the solder paste progress, during the rolling process, as well as the parameters influencing it. The fluid flow simulation is solved using the solver FLUENT®, a simplified 2D domain with real case dimensions, a transient prediction of the viscosity, which is a function of the solder paste solicitation, and finally by using the Volume of Fluid (VOF) method to track the solder-air interface boundary. Dynamic meshing methods are also employed to replicate the movement of the squeegee wall, in its task to push the solder paste tumble over the stencil. This study enlightens the role played by the printing velocity in the stencil aperture filling, a logarithm correlation can be found between them. It was found that lower print velocities provide better results than higher speeds. It was observed that the back tip of the squeegee blade causes a partial removal of the solder paste from the aperture, which is higher for faster print processes. An analysis of the filling process over time concluded that, independently of the printing velocity, 90% of the filling occurs in the first quarter of the process.

APA, Harvard, Vancouver, ISO, and other styles

3

Krammer, Oliver. "Finite volume modelling of stencil printing process." In 2014 IEEE 20th International Symposium for Design and Technology in Electronic Packaging (SIITME). IEEE, 2014. http://dx.doi.org/10.1109/siitme.2014.6966998.

Full text

APA, Harvard, Vancouver, ISO, and other styles

4

Venkateswaran, Muthiah, Peter Borgesen, and K. Srihari. "Evaluation of a Conductive Adhesive Based Approach to Lead Free Flip Chip Assembly." In ASME 2002 International Mechanical Engineering Congress and Exposition. ASMEDC, 2002. http://dx.doi.org/10.1115/imece2002-39252.

Full text

Abstract:

Electrically conductive adhesives are emerging as a lead free, flux less, low temperature alternative to soldering in a variety of electronics and optoelectronics applications. Some of the potential benefits are obvious, but so far the adhesives have some limitations as well. The present work offers a critical evaluation of one approach to flip chip assembly, which lends itself particularly well to use with a high speed placement machine. Wafers were bumped by stencil printing of a thermoset conductive adhesive, which was then fully cured. In assembly, the conductive adhesive paste was stencil printed onto the pads of a printed circuit board and cured after die placement. The printing process was optimized to ensure robust assembly and the resulting reliability assessed.

APA, Harvard, Vancouver, ISO, and other styles

5

Yang, Jimmy, Jay Cy Huang, Vincent Lee, Jojo Tsai, J. L. Ku, K. C. Li, Ander Hsieh, and Cheng Yu Chen. "Stencil evaluation of ultra fine pitch solder paste printing process." In 2010 5th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT). IEEE, 2010. http://dx.doi.org/10.1109/impact.2010.5699642.

Full text

APA, Harvard, Vancouver, ISO, and other styles

6

Yong-Won Lee, Keun-Soo Kim, Katsuaki Suganuma, and Jong-Hoon Kim. "Developing the stencil printing process for 01005 lead-free assemblies." In 2008 International Conference on Electronic Packaging Technology & High Density Packaging (ICEPT-HDP). IEEE, 2008. http://dx.doi.org/10.1109/icept.2008.4607111.

Full text

APA, Harvard, Vancouver, ISO, and other styles

7

Durairaj, R., S. Mallik, A. Seman, A. Marks, and N. N. Ekere. "Investigation of Wall-slip Effect on Paste Release Characteristic in Flip chip Stencil Printing Process." In 2008 10th Electronics Packaging Technology Conference (EPTC). IEEE, 2008. http://dx.doi.org/10.1109/eptc.2008.4763615.

Full text

APA, Harvard, Vancouver, ISO, and other styles

8

Shea, Chrys, Mike Bixenman, T. C. Loy, Debbie Carboni, Brook Sandy-Smith, Greg Wade, Ray Whittier, Joe Perault, and Eric Hanson. "Quantifying the improvements in the solder paste printing process from stencil nanocoatings and engineered under wipe solvents." In 2014 IEEE 36th International Electronics Manufacturing Technology Conference (IEMT). IEEE, 2014. http://dx.doi.org/10.1109/iemt.2014.7123073.

Full text

APA, Harvard, Vancouver, ISO, and other styles

9

Bacquian, Bryan Christian. "Hybrid Sintering Glue and Stencil Printing Process: New Generation Die Attach Method for Quad Flat No Leads Package." In 2019 IEEE 21st Electronics Packaging Technology Conference (EPTC). IEEE, 2019. http://dx.doi.org/10.1109/eptc47984.2019.9026684.

Full text

APA, Harvard, Vancouver, ISO, and other styles

10

Yeung, Kai Ming Ben, Yick Hong Giuseppe Mak, and Yiu Ming Cheung. "Stencil Openings and Bond Pads Design Considerations for High Density Solder Paste Printing Process for Assembly of Display Panel." In 2018 20th International Conference on Electronic Materials and Packaging (EMAP). IEEE, 2018. http://dx.doi.org/10.1109/emap.2018.8660789.

Full text

APA, Harvard, Vancouver, ISO, and other styles

We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!