Academic literature on the topic 'Step and Flash Imprint Lithography'

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the lists of relevant articles, books, theses, conference reports, and other scholarly sources on the topic 'Step and Flash Imprint Lithography.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Journal articles on the topic "Step and Flash Imprint Lithography"

1

Resnick, Douglas J., S. V. Sreenivasan, and C. Grant Willson. "Step & flash imprint lithography." Materials Today 8, no. 2 (February 2005): 34–42. http://dx.doi.org/10.1016/s1369-7021(05)00700-5.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Schuetter, S. D., G. A. Dicks, G. F. Nellis, R. L. Engelstad, and E. G. Lovell. "Controlling imprint distortions in step-and-flash imprint lithography." Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures 22, no. 6 (2004): 3312. http://dx.doi.org/10.1116/1.1825011.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Johnson, Stephen C. "Nanofabrication with step and flash imprint lithography." Journal of Micro/Nanolithography, MEMS, and MOEMS 4, no. 1 (January 1, 2005): 011002. http://dx.doi.org/10.1117/1.1862650.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Bailey, T., B. Smith, B. J. Choi, M. Colburn, M. Meissl, S. V. Sreenivasan, J. G. Ekerdt, and C. G. Willson. "Step and flash imprint lithography: Defect analysis." Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures 19, no. 6 (2001): 2806. http://dx.doi.org/10.1116/1.1420203.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Wilson, C. Grant. "A Decade of Step and Flash Imprint Lithography." Journal of Photopolymer Science and Technology 22, no. 2 (2009): 147–53. http://dx.doi.org/10.2494/photopolymer.22.147.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Chan, Edwin P., and Alfred J. Crosby. "Quantifying release in step-and-flash imprint lithography." Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures 24, no. 6 (2006): 2716. http://dx.doi.org/10.1116/1.2366586.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Dauksher, W. J., K. J. Nordquist, N. V. Le, K. A. Gehoski, D. P. Mancini, D. J. Resnick, L. Casoose, et al. "Repair of step and flash imprint lithography templates." Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures 22, no. 6 (2004): 3306. http://dx.doi.org/10.1116/1.1815300.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Johnson, S., R. Burns, E. K. Kim, G. Schmid, M. Dicky, J. Meiring, S. Burns, et al. "Step and Flash Imprint Lithography Modeling and Process Development." Journal of Photopolymer Science and Technology 17, no. 3 (2004): 417–19. http://dx.doi.org/10.2494/photopolymer.17.417.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Khusnatdinov, Niyaz, Gerard M. Schmid, Cynthia B. Brooks, Dwayne LaBrake, Douglas J. Resnick, Mark W. Hart, Kailash Gopalakrishnan, et al. "Minimizing linewidth roughness in Step and Flash Imprint Lithography." Microelectronic Engineering 85, no. 5-6 (May 2008): 856–60. http://dx.doi.org/10.1016/j.mee.2008.01.041.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Wuister, Sander F., Jeroen H. Lammers, Yvonne W. Kruijt-Stegeman, Leendert van der Tempel, and Frits Dijksman. "Squeeze time investigations for step and flash imprint lithography." Microelectronic Engineering 86, no. 4-6 (April 2009): 681–83. http://dx.doi.org/10.1016/j.mee.2008.11.093.

Full text
APA, Harvard, Vancouver, ISO, and other styles
More sources

Dissertations / Theses on the topic "Step and Flash Imprint Lithography"

1

Colburn, Matthew Earl. "Step and flash imprint lithography : a low-pressure, room-temperature nanoimprint lithography /." Access restricted to users with UT Austin EID Full text (PDF) from UMI/Dissertation Abstracts International, 2001. http://wwwlib.umi.com/cr/utexas/fullcit?p3025205.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Jacobsson, Borje Michael. "Materials development for step and flash imprint lithography." Thesis, 2011. http://hdl.handle.net/2152/ETD-UT-2011-08-4239.

Full text
Abstract:
The quest for smaller and faster integrated circuits (ICs) continues, but traditional photolithography, the patterning process used to fabricate them, is rapidly approaching its physical limits. Step and Flash Imprint Lithography (S-FIL®) is a low-cost patterning technique which has shown great potential for next generation semiconductor manufacturing. To date, all methods of imprint lithography have utilized a sacrificial resist to produce device features. Our goal has been to develop functional materials such as insulators that can be directly patterned by S-FIL and then remain as a part of the end product. Directly patternable dielectric (DPD) materials must meet multiple mechanical and physical requirements for application in microelectronic devices. In some cases these requirements are conflicting, which leads to material design challenges. Many different materials and curing methods have been evaluated. Thiol-ene based approaches to patterning hyperbranched materials incorporating Polyhedral Oligomeric Silsesquioxanes (POSS) have shown the greatest promise. Thiol-ene polymerization takes place by a free radical mechanism, but it has the advantage over acrylates of not being inhibited by the presence of oxygen. This greatly eases some engineering design challenges for the S-FIL process. A number of thiol-ene formulations have been prepared and their mechanical and electrical properties evaluated. SFIL-R has been introduced as an alternative technology to SFIL. SFIL-R offers improvements to SFIL in several ways, but requires a high silicon content, low viscosity, planarizing material. Photopolymerizable branched siloxanes were synthesized and evaluated to function as a planarizing topcoat for this technology. Both SFIL and SFIL-R require a clean separation of the template from the resist material. Fouling of templates is a major concern in imprint lithography and fluorinated materials are used to treat templates to lower their surface energy for better separation. It has been observed that the template treatment degrades over time and needs to be replaced for further imprinting. A fluorinated silazane was designed to repair the degraded areas. This material was evaluated and functions as designed.
text
APA, Harvard, Vancouver, ISO, and other styles
3

Colburn, Matthew Earl 1974. "Step and flash imprint lithography : a low-pressure, room-temperature nanoimprint lithograph." 2001. http://hdl.handle.net/2152/10298.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Johnson, Stephen Christopher Willson C. G. "Step and flash imprint lithography materials and process development /." 2005. http://repositories.lib.utexas.edu/bitstream/handle/2152/1582/johnsons07006.pdf.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Johnson, Stephen Christopher. "Step and flash imprint lithography: materials and process development." Thesis, 2005. http://hdl.handle.net/2152/1582.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Schuetter, Scott D. "Modeling template distortion during step-and-flash imprint lithography." 2005. http://catalog.hathitrust.org/api/volumes/oclc/58538867.html.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Wu, Kai. "Interface study for template release in step and flash imprint lithography." Thesis, 2006. http://hdl.handle.net/2152/3002.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Bailey, Todd Christopher. "Imprint template advances and surface modification, and defect analysis for step and flash imprint lithography." Thesis, 2003. http://wwwlib.umi.com/cr/utexas/fullcit?p3116257.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Reddy, Shravanthi. "Fluid and solid mechanics in the step and flash imprint lithography process." Thesis, 2006. http://hdl.handle.net/2152/2624.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Chauhan, Siddharth. "Modeling and defect analysis of step and flash imprint lithography and photolithography." Thesis, 2010. http://hdl.handle.net/2152/ETD-UT-2010-08-2029.

Full text
Abstract:
In 1960's Gordon Moore predicted that the increase in the number of components in integrated circuits would exponentially decrease the relative manufacturing cost per component with time. The semiconductor industry has managed to keep that pace for nearly 45 years and one of the main contributors to this phenomenal improvement in technology is advancement in the field of lithography. However, the technical challenges ahead are severe and the future roadmap laid by the International Technology Roadmap for Semiconductors looks mostly red (i.e. no solution has been found to specific problem). There are efforts in the industry and academia directed toward development of newer, alternative lithographic techniques. Step and Flash Imprint Lithography (SFIL) has recently emerged as one of the most promising alternatives, capable of producing high resolution patterns. While it has numerous advantages over conventional photolithography, several engineering challenges must be overcome to eliminate defects due to the nature of contact imprinting if SFIL is to be a viable alternative technique for manufacturing tomorrow's integrated circuits. The complete filling of template features is vital in order for the SFIL imprint process to truly replicate the template features. The feature filling phenomena for SFIL was analyzed by studying diffusion of a gas, entrapped in the features, through liquid imprint resist. A simulation of the dynamics of feature filling for different pattern configurations and process conditions during the SFIL imprint step is presented. Simulations show that initial filling is pressure-controlled and very rapid; while the rest of the feature filling is diffusion-controlled, but fast enough that diffusion of entrapped gas is not a cause for non-filling of features. A theory describing pinning of an air-liquid interface at the feature edge of a template during the SFIL imprint step was developed, which shows that pinning is the main cause of non-filling of features. Pinning occurs when the pressure at the air-liquid interface reaches the pressure of the bulk liquid. At this condition, there is no pressure gradient or driving force to move the liquid and fill the feature. The effect of several parameters on pinning was examined. A SFIL process window was established and template modifications are proposed that minimize the pinning at the feature edge while still preventing any extrusion along the mesa (pattern containing area on the template) edge. Part of semiconductor manufacturing community believes that optical lithography has the capability to drive this industry further and is committed to the continuous improvement of current optical patterning approaches. Some of the major challenges with shrinking critical dimensions (CDs) in coming years are the control of line-edge roughness (LER) and other related defects. The current CDs are such that the presence or absence of even a single polymer molecule can have a considerable impact on LER. Therefore molecular level understanding of each step in the patterning process is required. Computer simulations are a cost-effective approach to explore the huge process space. Mesoscale modeling is one promising approach to simulations because it captures the stochastic phenomena at a molecular level within reasonable computational time. The modeling and simulation of the post-exposure bake (PEB) and the photoresist dissolution steps are presented. The new simulator enables efficient exploration of the statistical excursions that lead to LER and the formation of insoluble residues during the dissolution process. The relative contributions of the PEB and the dissolution step to the LER have also been examined in the low/high frequency domain. The simulations were also used to assess the commonly proposed measures to reduce LER. The goal of the work was to achieve quantification of the effect of changes in resist composition, developer concentration, and process variables on LER and the associated defectivity.
text
APA, Harvard, Vancouver, ISO, and other styles
More sources

Book chapters on the topic "Step and Flash Imprint Lithography"

1

Bailey, T. C., M. Colburn, B. J. Choi, A. Grot, J. G. Ekerdt, S. V. Sreenivasan, and C. G. Willson. "Step and Flash Imprint Lithography." In Alternative Lithography, 117–37. Boston, MA: Springer US, 2003. http://dx.doi.org/10.1007/978-1-4419-9204-8_7.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Ahopelto, Jouni, and Tomi Haatainen. "Step and Stamp Imprint Lithography." In Alternative Lithography, 103–15. Boston, MA: Springer US, 2003. http://dx.doi.org/10.1007/978-1-4419-9204-8_6.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Liu, H. Z., Bing Heng Lu, Y. C. Ding, D. C. Li, Yi Ping Tang, and T. Jin. "A Measurement System for Step Imprint Lithography." In Key Engineering Materials, 107–12. Stafa: Trans Tech Publications Ltd., 2005. http://dx.doi.org/10.4028/0-87849-977-6.107.

Full text
APA, Harvard, Vancouver, ISO, and other styles

Conference papers on the topic "Step and Flash Imprint Lithography"

1

Singh, Sherjang, Ssuwei Chen, Kosta Selinidis, Brian Fletcher, Ian McMackin, Ecron Thompson, Douglas J. Resnick, Peter Dress, and Uwe Dietze. "Automated imprint mask cleaning for step-and-flash imprint lithography." In SPIE Advanced Lithography, edited by Frank M. Schellenberg and Bruno M. La Fontaine. SPIE, 2009. http://dx.doi.org/10.1117/12.814290.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Johnson, Stephen C., Todd C. Bailey, Michael D. Dickey, Britain J. Smith, Eunha K. Kim, Andrew T. Jamieson, Nicholas A. Stacey, et al. "Advances in Step and Flash imprint lithography." In Microlithography 2003, edited by Roxann L. Engelstad. SPIE, 2003. http://dx.doi.org/10.1117/12.484985.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Dauksher, W. J., N. V. Le, K. A. Gehoski, E. S. Ainley, K. J. Nordquist, and N. Joshi. "An electrical defectivity characterization of wafers imprinted with step and flash imprint lithography." In Advanced Lithography, edited by Michael J. Lercel. SPIE, 2007. http://dx.doi.org/10.1117/12.712376.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Perez, J., K. Selinidis, S. Johnson, B. Fletcher, F. Xu, J. Maltabes, I. McMackin, D. Resnick, and S. V. Sreenivasan. "A study of imprint-specific defects in the step and flash imprint lithography process." In Advanced Lithography, edited by Michael J. Lercel. SPIE, 2007. http://dx.doi.org/10.1117/12.720673.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Ogawa, Tsuyoshi, Daniel J. Hellebusch, Michael W. Lin, B. Michael Jacobsson, William Bell, and C. Grant Willson. "Reactive fluorinated surfactant for step and flash imprint lithography." In SPIE Advanced Lithography, edited by Daniel J. C. Herr. SPIE, 2011. http://dx.doi.org/10.1117/12.871627.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Lin, Michael W., Daniel J. Hellebusch, Kai Wu, Eui Kyoon Kim, Kuan Lu, Li Tao, Kenneth M. Liechti, et al. "Interfacial adhesion studies for step and flash imprint lithography." In SPIE Advanced Lithography, edited by Frank M. Schellenberg. SPIE, 2008. http://dx.doi.org/10.1117/12.772797.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Brooks, Cynthia, Gerard M. Schmid, Mike Miller, Steve Johnson, Niyaz Khusnatdinov, Dwayne LaBrake, Douglas J. Resnick, and S. V. Sreenivasan. "Step and flash imprint lithography for manufacturing patterned media." In SPIE Advanced Lithography, edited by Frank M. Schellenberg and Bruno M. La Fontaine. SPIE, 2009. http://dx.doi.org/10.1117/12.815016.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Choi, B. J., S. Johnson, S. V. Sreenivasan, M. Colburn, T. Bailey, and C. G. Willson. "Partially Constrained Compliant Stages for High Resolution Imprint Lithography." In ASME 2000 International Design Engineering Technical Conferences and Computers and Information in Engineering Conference. American Society of Mechanical Engineers, 2000. http://dx.doi.org/10.1115/detc2000/mech-14145.

Full text
Abstract:
Abstract This paper presents design of partially constrained compliant stages for high-resolution (sub 100nm) imprint lithography machines. The kinematic designs of the stages allow passive alignment of two flat surfaces and enable shear-free separation. This stage is a critical component in a new lithography process known as Step and Flash Imprint Lithography (SFIL). The orientation stage requirements are distinct from those used in traditional photolithography since the depth of focus of projection optics allows for larger errors in the alignment process. Experiments have been performed to demonstrate sub 100nm imprints on silicon substrates.
APA, Harvard, Vancouver, ISO, and other styles
9

Taylor, J. Christopher, Tim Hostetler, Pavel Kornilovich, and Ken Kramer. "Photonic crystals from step and flash imprint lithography." In SPIE 31st International Symposium on Advanced Lithography, edited by Michael J. Lercel. SPIE, 2006. http://dx.doi.org/10.1117/12.656688.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Malloy, M., and L. C. Litt. "Step and flash imprint lithography for semiconductor high volume manufacturing?" In SPIE Advanced Lithography, edited by Daniel J. C. Herr. SPIE, 2010. http://dx.doi.org/10.1117/12.846617.

Full text
APA, Harvard, Vancouver, ISO, and other styles
We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!

To the bibliography