Relevant bibliographies by topics / TCP/IP offload engine

Contents

  1. Journal articles
  2. Dissertations / Theses
  3. Book chapters
  4. Conference papers

Academic literature on the topic 'TCP/IP offload engine'

Author: Grafiati
Published: 4 June 2021
Last updated: 12 February 2022

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the lists of relevant articles, books, theses, conference reports, and other scholarly sources on the topic 'TCP/IP offload engine.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Journal articles on the topic "TCP/IP offload engine"

1

Chang, En-Hao, Chen-Chieh Wang, Chien-Te Liu, Kuan-Chung Chen, and Chung-Ho Chen. "Virtualization Technology for TCP/IP Offload Engine." IEEE Transactions on Cloud Computing 2, no. 2 (April 2014): 117–29. http://dx.doi.org/10.1109/tcc.2014.2306425.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Nishijima, Takamichi, Nobuhiro Yokoi, Yoichi Nakamoto, and Hiroyuki Ohsaki. "Estimation of Performance Improvement Derived from TCP/IP Offload Engine with Software Emulation." INTERNATIONAL JOURNAL OF COMPUTERS & TECHNOLOGY 12, no. 1 (December 20, 2013): 3117–30. http://dx.doi.org/10.24297/ijct.v12i1.3366.

Full text
Abstract:
Many TOE (TCP/IP Offload Engine) devices have been developed and installed in high-end systems. Although there have been many analysis of the effectiveness of TOE devices, there remain open issues related to them. For example, it has not been clarified which part of TCP/IP processing should be performed with hardware and which with software, or how end-to-end TCP/IP performance is affected by the introduction of a TOE device. In this paper, we propose VOSE (Virtual Offloading with Software Emulation), which is a technique for measuring TCP/IP performance improvements derived from different type of TOE devices without implementing TOE prototypes really. VOSE enables virtual offloading without requiring a hardware TOE device by virtually emulating TOE processing on both source and destination end hosts. For demonstrating the effectiveness of VOSE, we apply VOSE to the TCP checksum and IPsec protocol. We extensively examine the accuracy of virtual offloading with VOSE, by comparing performance (i.e., end-to-end performance and CPU processing overhead) between VOSE and a dedicated TOE device. Moreover, we estimate performance improvement that are derived from several TOE devices of IPsec and combinations of those devices, by applying VOSE to header authenticating and payload encryption in IPsec protocol. Consequently, we show that performance improvements which are derived from TOE devices can be estimated correctly.
APA, Harvard, Vancouver, ISO, and other styles
3

Zhong, Xiaodong, Lian Chen, Yinjie Li, and Ge Jin. "Design and verification of TCP/IP offload engine in quantum key distribution system." Review of Scientific Instruments 90, no. 11 (November 1, 2019): 115102. http://dx.doi.org/10.1063/1.5117336.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Elbeshti, M., and M. Dixon. "A Study Using a Risc Core for 100 Gbps Ethernet Network Interfaces." Advanced Materials Research 403-408 (November 2011): 522–31. http://dx.doi.org/10.4028/www.scientific.net/amr.403-408.522.

Full text
Abstract:
The performance of the current and the next generation server applications such as E-Commerce, Storage and Web server that employ TCP/IP and UDP/IP as the communication protocol of choice depends upon the efficiency of the Protocol Stack Processing within this node. As the speed of networks exceeds one GBPS, the design and implementation of high-performance Network Interfaces (NI) for servers become very challenging. It is observed that using programmable NI with a general purpose processing core to offload some of the TCP/IP or UDP/IP protocol functions can deliver some important features which include scalability, short development times and reduced costs. In this paper, we proposes a new NI-programmable based model that support the Large Segment Offload (LSO) for sending side and a novel technique called Receiving Side Amalgamating (RSA) for receiving side and which is used for incoming packets. The core engine assigned to handle these functions is single specialized embedded processors utilizing RISC cores in each side. As a result, a 240 MHz RISC core can be used in Ethernet Network Interface ENI card for wide range of transmission line speed up to 100 Gbps. These results are based on the use of a specialized RISC core that we developed and simulated. Also, the author has discussed some of the design issues that are related to RISC core based NI and the data movement type.
APA, Harvard, Vancouver, ISO, and other styles
5

Wang, Xiaojun, and Brendan Cronin. "TCP/IP Reassembly in Network Intrusion Detection and Prevention Systems." International Journal of Information Security and Privacy 8, no. 3 (July 2014): 63–76. http://dx.doi.org/10.4018/ijisp.2014070104.

Full text
Abstract:
Deep Packet Inspection (DPI) in Network Intrusion Detection and Prevention Systems (NIDPS) typically involves the matching of packet payloads against attack signatures in the form of fixed strings and regular expressions. As an attack pattern may span multiple IP fragments or TCP segments, accurate DPI requires that the traffic is reassembled prior to analysis of the payload data stream. Although hardware acceleration of the TCP layer, including reassembly, is well known in the form of TCP Offload Engines for Network Interface Cards, only limited research has been conducted into reassembly architectures suited to the particular requirements of DPI systems. The challenging requirements include the tracking and fragment/segment reordering of a potentially very large number of streams in addition to dealing with subtle ambiguities in IP fragmentation and TCP segmentation using target based reassembly or traffic normalization. In this article, the authors present a combined hardware and software architecture which harnesses the resources of the latest FPGA technology to improve on existing research proposals.
APA, Harvard, Vancouver, ISO, and other styles
6

Juan M. SolaSloan, and Isidoro CouvertierReyes. "TOE-Em: The TCP Offload Engine Emulator for Approximating the Impact of Removing TCP/IP Protocol Processing From Apache HTTP Server." International Journal of Engineering and Industries 2, no. 4 (December 31, 2011): 1–11. http://dx.doi.org/10.4156/ijei.vol2.issue4.1.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Jang, Hankook, Sang-Hwa Chung, and Dae-Hyun Yoo. "Design and implementation of a protocol offload engine for TCP/IP and remote direct memory access based on hardware/software coprocessing." Microprocessors and Microsystems 33, no. 5-6 (August 2009): 333–42. http://dx.doi.org/10.1016/j.micpro.2009.03.001.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Batmaz, Burak, and Atakan Doğan. "1 Gbit/s UDP/IP Offload Engine IP Core with PCIe Interface." Journal of Circuits, Systems and Computers 27, no. 04 (December 6, 2017): 1850053. http://dx.doi.org/10.1142/s0218126618500536.

Full text
Abstract:
A significant amount of processor power is required to handle packet processing in high speed data networks and taking it to the hardware helps processor to save its energy for other processes. In this study, an Offload Engine IP core that provides the hardware acceleration of UDP/IP protocol stack together with a few other network protocols is introduced. Furthermore, the IP core is equipped with PCI Express (PCIe) interface so as to communicate with applications running on a host PC. Consequently, a processor core deals with only the data processing, while the IP core takes care of the packet processing as per the protocol. The design and implementation of the IP core are verified and tested on an FPGA board; its area utilization and supported features are compared against several competitive designs from the literature. According to these results, the IP core is proved to be a useful one for those network applications that require a hardware-accelerated network protocol stack.
APA, Harvard, Vancouver, ISO, and other styles
9

Akagic, Amila, and Hideharu Amano. "Design and Implementation of IP-based iSCSI Offload Engine on an FPGA." IPSJ Transactions on System LSI Design Methodology 6 (2013): 112–21. http://dx.doi.org/10.2197/ipsjtsldm.6.112.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Chen, Xiao Yan, and Tao Pang. "Design of NCAP Based on IEEE1451 Standard." Applied Mechanics and Materials 121-126 (October 2011): 789–94. http://dx.doi.org/10.4028/www.scientific.net/amm.121-126.789.

Full text
Abstract:
In consideration of the interchangeability and interoperability of the sensors from different manufacturers, this paper proposes a scheme which can replace the software with the hardware to realize the Network Capable Application Processor (NCAP) in the networked smart sensor node according to the IEEE 1451 standard. Since SST89E564RD is its Microcomputer Control Unit (MCU), the system selects the W3150A chip of hard protocol stack to solve the problem of TCP/IP and make network communication into reality. The drivers of TII, the network interface and the correction engine are designed to meet the demand of NCAP system. The experiments results show that the system is stable and has real time capability.
APA, Harvard, Vancouver, ISO, and other styles

Dissertations / Theses on the topic "TCP/IP offload engine"

1

Hamerski, Jean Carlo. "Desenvolvimento de uma arquitetura parametrizável para processamento da pilha TCP/IP em hardware." reponame:Biblioteca Digital de Teses e Dissertações da UFRGS, 2008. http://hdl.handle.net/10183/15310.

Full text
Abstract:
O aumento da popularidade da Internet e a criação de novos meios de transmissão estimulam um explosivo crescimento da taxa de transmissão de dados sobre a Internet. Assim, o processamento TCP/IP baseado em software torna-se um gargalo por não processar os pacotes na velocidade das linhas de transmissão, em especial os pacotes da camada de transporte. Conseqüentemente, surge a necessidade de implementação em hardware do processamento TCP/IP, o que traria vantagens como aceleração do processamento do fluxo de dados. Neste sentido, este trabalho apresenta a arquitetura do iNetCore, descrita em VHDL, para processamento dos protocolos das camadas de rede e transporte em hardware. Duas implementações desta arquitetura foram elaboradas, buscando explorar o espaço de projeto e analisar os resultados obtidos na síntese para a tecnologia ASIC e FPGA, e o desempenho no processamento de pacotes. Uma arquitetura HW/SW contendo o iNetCore foi prototipada sobre a placa Virtex- II Pro Development System. Em conjunto com essa arquitetura, foi implementada uma interface de comunicação com o barramento OPB, tornando possível a implementação de softwares da camada de aplicação que queiram usar a pilha TCP/IP desenvolvida em hardware. Por fim, foram efetuados experimentos para avaliar o desempenho da arquitetura HW/SW no processamento de segmentos TCP. A arquitetura HW/SW em conjunto com o iNetCore alcançou um throughput de até 1,45 Gbps, possibilitando o uso da arquitetura para processamento de pacotes TCP/IP na plenitude de banda disponíveis em redes gigabit.
The advent of new transmission lines stimulates an explosive increase of the Internet data-transmission rate. Thus, the TCP/IP processing based on software became a bottleneck, because it cannot reach the transmission line speed required, specially in the transmission of transport layer packets. This limitation brings the necessity of implementation of the TCP/IP processing in hardware, what it would bring advantages in the acceleration of data flow processing. In this way, this work presents the iNetCore architecture, described in VHDL, able to process the transport and network layers protocols in hardware. Two implementations of this architecture were implemented. The objective is to explore the design space and to analyze the results in ASIC and FPGA technology synthesis. Also, a simulation environment was built to analyze the performance in the packets computation. A HW/SW architecture containing the iNetcore was prototyped on Virtex-II Pro Development System board. In conjunction with this architecture, it was implemented a communication interface with OPB bus, which makes possible the development of application layer softwares that may use the hardware TCP/IP stack developed. Finally, experiments were realized in order to evaluate the HW/SW architecture performance in the TCP segments processing. The HW/SW architecture together with the iNetCore reached a throughput of about 1.45 Gbps in the TCP/IP packets processing. It proves its potential to use available bandwidth in gigabit networks.
APA, Harvard, Vancouver, ISO, and other styles
2

Zhao, Ting. "Fast IP lookup engine /." View abstract or full-text, 2004. http://library.ust.hk/cgi/db/thesis.pl?ELEC%202004%20ZHAOT.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Mitharwal, Pratibha. "A study of IP network mobility in a multihomed context." Thesis, Télécom Bretagne, 2016. http://www.theses.fr/2016TELB0407/document.

Full text
Abstract:
Cette thèse présente une solution pour améliorer la mobilité des réseaux, dans le cadre de communications véhiculaires ainsi que pour la distribution de contenu. Les solutions actuelles pour les communications véhiculaires (c'est-à-dire lorsqu'un réseau est mobile) reposent sur la mise en place de tunnels, permettant également d'utiliser simultanément les différentes interfaces disponibles sur le véhicule (multi-homing). Même avec des tunnels, ces solutions ne sont pas en mesure d'équilibrer le trafic sur les interfaces réseau disponibles, elles ne parviennent pas à tirer partie du multi-homing. De plus, certaines des solutions existantes pour la mobilité de réseau cachent la mobilité aux hôtes connectés au routeur mobile. De fait, cela empêche les hôtes de participer aux décisions relatives au multi-homing, telles que le choix de l'interface réseau à utiliser, ce qui est pourtant utile pour réaliser du routage à moindre coût. Dans cette thèse, nous proposons de combiner un protocole de mobilité réseau (tel que NEMO) avec le protocole de TCP-multivoies (MPTCP), ce qui permet aux nœuds hôtes de participer à la mobilité et au multi-homing. Cette nouvelle combinaison améliore significativement le routage et l'encapsulation de paquets causée par les tunnels. En outre, cela augmente le débit, la tolérance de panne, le temps d'aller-retour et réduit le délai de transmission. La deuxième contribution de ce travail propose une solution de continuité de session pour la distribution de contenu dans les réseaux 5G. Dans le réseau 5G, les équipements d'accès IP seront au plus proche des nœuds terminaux afin d'améliorer l'expérience utilisateur et de réduire la charge de trafic dans le réseau central. Le fait est qu'à un instant donné un terminal ne peut être raccordé qu'à une seule passerelle (SGW/PGW) à la fois. Et comme la passerelle change lors de la mobilité, les sessions en cours seront rompues, impactant les applications temps réelle, le streaming vidéo, les jeux, etc. Pour cela, la thèse présente une solution de continuité de session avec l'aide de TCP-multivoie en bénéficiant du fait que les serveurs de contenu sont stationnaires
This thesis presents a solution for boosting network mobility in the context of vehicular communications and content distribution in fixed network. Existing solutions for vehicular communications (i.e., network mobility), relies on tunneling in order to use multiple available interfaces on a vehicle. Even with tunnels, these solutions are unable to balance the traffic over available network interfaces thus do not reach the goal to provide optimum multi-homing benefits. Moreover, some of the existing solutions for network mobility, hide the mobility from the hosts connected to the mobile router. This in result inhibits the host nodes from participating in multi-homing related decisions such as interface selection which can be helpful in performing least cost routing. In this thesis, we propose to combine network mobility protocol with MPTCP which enables the host nodes to participate in mobility and multi-homing. This novel combination significantly improves routing and tunneling packet overhead. Moreover it increases throughput, fault tolerance, round-trip time and reduces transmission delay. The second contribution of this work is providing a solution for session continuity in context of content distribution in 5G networks. In 5G network, the IP edges will be closer to the host nodes in order to improve the user experience and reduce traffic load in the core network. The fact that a host can only be connected to a single gateway (SGW/PGW) at a time, would break the ongoing sessions for real time applications like video streaming or gaming during an occurrence of mobility event requiring gateway relocation. The thesis presents the solution for session continuity with the help of multipath TCP by benefiting from the fact that the content servers are stationary
APA, Harvard, Vancouver, ISO, and other styles
4

Protopopov, Boris Vladimirovich. "Effects of communication protocol stack offload on parallel performance in clusters." Diss., Mississippi State : Mississippi State University, 2003. http://sun.library.msstate.edu/ETD-db/theses/available/etd-06272003-120226/unrestricted/etd%5Fbprotopopov%5F070903.pdf.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Holomek, David. "Inteligentní elektronické zařízení REF615." Master's thesis, Vysoké učení technické v Brně. Fakulta elektrotechniky a komunikačních technologií, 2015. http://www.nusl.cz/ntk/nusl-221129.

Full text
Abstract:
The main objective of this thesis is to create a monitoring system for an asynchronous motor using IED REF615. For REF615 devices it is necessary to make the appropriate configuration and connection.The device communicate with the MVI69-MNET card by Modbus/TCP protocol. The thesis describes the operation of an asynchronous motor through the use of a PowerFlex 40 frequency changer. PowerFlex 40 sends data via an Ethernet/IP connection. The thesis also describes a program in PLC for monitoring the power status of an asynchronous motor. The next part of my work is a visualization created in the FactoryTalk View Studio. In conclusion, the thesis is tested by connecting all of the components as well as all of the proposed functions.
APA, Harvard, Vancouver, ISO, and other styles
6

En-HaoChang and 張恩豪. "Virtualization Technology for TCP/IP Offload Engine." Thesis, 2013. http://ndltd.ncl.edu.tw/handle/92094523724323121845.

Full text
Abstract:
碩士
國立成功大學
電腦與通信工程研究所
101
Network I/O virtualization plays an important role in the cloud computing. This thesis identifies three critical factors to provide a robust network service in a virtualization environment: I/O virtualization architectures, Quality of Service (QoS), and the VMM scheduler. In order to achieve high network throughput, we virtualize TOE in different ways. First, we use device emulation in which the VMM emulates virtual TOE for each virtual machine. In order to eliminate the hypervisor overheads of device emulation, we use direct I/O access to improve network performance. The direct I/O access architecture provides the abstraction that each virtual machine is connected directly to its own control interface. Through direct I/O access, the VMM interception overhead can be eliminated and the network throughput is 5% to 20% higher than the device emulation. In addition to improve the network performance, we propose the QoS dispatcher which employs deficit weighted round robin (DWRR) algorithm to guarantee the Quality of Service (QoS) within all virtual machines. Traditionally, the VMM scheduler focuses on fairly sharing of the processor resources; however, this scheduling policy can result in poor I/O performance. We explore the relationship between the guest scheduling policy and I/O performance to find the suitable policy which can share the CPU resource fairly while obtain the acceptable I/O performance.
APA, Harvard, Vancouver, ISO, and other styles
7

Chien-HengWu and 吳健亨. "A Scalable Multi-Core Architecture for TCP/IP Offload Engine." Thesis, 2011. http://ndltd.ncl.edu.tw/handle/50654186388466255936.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Hsieh, Shao-Chien, and 謝紹乾. "Hardware-based Fast Connection Identification Architecturefor TCP/IP Offload Engine." Thesis, 2005. http://ndltd.ncl.edu.tw/handle/89114580573946878984.

Full text
Abstract:
碩士
國立雲林科技大學
資訊工程研究所
93
In recent years, the rapid evolution of the Internet and technological advances in VLSI such that the bandwidth of Ethernet from 10Mbps improve to Gigabits. If under Gigabits network transition environment, the popular protocol suit in the Internet which the TCP/IP still use conventional software process method, the process performance of a packet is much less than the network bandwidth. Therefore, the protocol process will is the major bottleneck of network transition system. As the result of the above, A new technology which the TCP/IP Offload Engine(TOE) be proposed. In common architecture of TOE, besides amount of offload protocol, the support maximum numbers of connection even more to decide the architecture is bad or good. Furthermore, the support maximum number be depend on the identity ability of connection. This paper besides discuss what is the connection identity in the TOE, and will proposed a faster identification architecture of connection for TOE. Finally, we have evaluates the performance of the proposed architecture through simulation.
APA, Harvard, Vancouver, ISO, and other styles
9

Li, Jin-Jie, and 李進傑. "Research and Enhancement on TCP/IP Offload Engines." Thesis, 2004. http://ndltd.ncl.edu.tw/handle/55802593194960695805.

Full text
Abstract:
碩士
國立雲林科技大學
電子與資訊工程研究所碩士班
92
In this thesis, we survey the techniques to enhance the performance of the TCP/IP protocol stack for high-speed networks. Some overheads of protocol processing are pointed out, and then, seven important techniques for treating these overheads are discussed in further detailed. We investigate five representative researches published in the literature to seek some enhancement strategy for improving TCP/IP implementations in high-speed networks such as Gigabit Ethernet. To achieve high throughput during heavy traffic and low latency during light traffic for urgent data flow, we propose an enhancement strategy for TCP/IP offload engines using the technique of adaptive interrupt coalescing with types of service (TOS) to allow of dynamically adjusting the interrupt coalescing parameters. To verify our proposal, we realize an experiment running on Linux environment, networking with Gigabit Ethernet. Several experiments are conceived to perform over the implementation platform to obtain some performance measure. From the experimental figures, it shows the superiority of applications to integrate with future high-speed networks.
APA, Harvard, Vancouver, ISO, and other styles
10

Peng, Mei-Chiao, and 彭美僑. "Study and Implement Direct Data Transfer for GPU as TCP/IP Offload Engine." Thesis, 2014. http://ndltd.ncl.edu.tw/handle/30837819345601858547.

Full text
Abstract:
碩士
國立交通大學
資訊學院資訊學程
102
With the increasing speed of GPU computing, the GFLOPS (Giga floating point per second) of GPU exceeds CPU. GPU processor uses on not only the video processing but also numerous general purpose data processing. With the increasing speed of GPU computing and Ethernet system, GPU is required to deal with the network packets that deal with by CPU originally to increase the process speed of network system. If user wants to construct such system on PC, the data will be transferred from network card to system memory then from system memory to display card. It causes delay of transfer path. To speed up network system, GPU need obtain processing data from network card faster. The library has been proposed by nowadays research and related GPU product that transferring data by DMA between GPU and 3rd party device directly. It changes the previous path that data need to be transferred to system memory first. CUDA GPUDirect library provided by NVIDIA is used to construct the environment that data transferred between display card and network device directly. Performance evaluation is done on this platform.
APA, Harvard, Vancouver, ISO, and other styles

Book chapters on the topic "TCP/IP offload engine"

1

Oh, Soo-Cheol, Hankook Jang, and Sang-Hwa Chung. "Analysis of TCP/IP Protocol Stack for a Hybrid TCP/IP Offload Engine." In Parallel and Distributed Computing: Applications and Technologies, 406–9. Berlin, Heidelberg: Springer Berlin Heidelberg, 2004. http://dx.doi.org/10.1007/978-3-540-30501-9_83.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Jang, Hankook, Sang-Hwa Chung, and Soo-Cheol Oh. "Implementation of a Hybrid TCP/IP Offload Engine Prototype." In Advances in Computer Systems Architecture, 464–77. Berlin, Heidelberg: Springer Berlin Heidelberg, 2005. http://dx.doi.org/10.1007/11572961_37.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Kang, Dong-Jae, Kang-Ho Kim, Sung-In Jung, and Hae-Young Bae. "TCP/IP Offload Engine Module Supporting Binary Compatibility for Standard Socket Interfaces." In Grid and Cooperative Computing - GCC 2005, 357–69. Berlin, Heidelberg: Springer Berlin Heidelberg, 2005. http://dx.doi.org/10.1007/11590354_46.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Yoon, In-Su, and Sang-Hwa Chung. "Implementation and Analysis of TCP/IP Offload Engine and RDMA Transfer Mechanisms on an Embedded System." In Advances in Computer Systems Architecture, 818–30. Berlin, Heidelberg: Springer Berlin Heidelberg, 2005. http://dx.doi.org/10.1007/11572961_67.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Benz, M., K. Feske, U. Hatnik, and P. Schwarz. "TCP/IP Protocol Engine System Simulation." In Protocols for Multimedia Systems, 155–64. Berlin, Heidelberg: Springer Berlin Heidelberg, 2001. http://dx.doi.org/10.1007/3-540-45481-0_13.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Liu, Sanjun, Huihua Zhou, and Chao Li. "Design of Remote Engine Room Monitoring System Based on Niche Stack TCP/IP." In Proceedings of the International Conference on Human-centric Computing 2011 and Embedded and Multimedia Computing 2011, 417–25. Dordrecht: Springer Netherlands, 2011. http://dx.doi.org/10.1007/978-94-007-2105-0_38.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Hoskote, Yatin, Sriram Vangal, Vasantha Erraguntla, and Nitin Borkar. "A high-speed, multithreaded TCP offload engine for 10 Gb/s ethernet." In Network Processor Design, 81–98. Elsevier, 2005. http://dx.doi.org/10.1016/b978-012088476-6/50006-x.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Singh, Tripty, and Dasari Naga Vinod. "Intelligent Farming With Surveillance Agribot." In Advances in Environmental Engineering and Green Technologies, 272–96. IGI Global, 2019. http://dx.doi.org/10.4018/978-1-5225-8027-0.ch011.

Full text
Abstract:
This chapter endeavors to execute the rural cultivating robot which can move naturally, instinctually, automatically to furrow, seeding, and water system in shut field. This examination additionally adds to upgrade usefulness of agri-bot in the field for spying. The agri-robot is outfitted with a camera and sends the information to pc through wi-fi arrange. The robot has furrowing cutting edges and servo engine for dispersing the seeds and water system into the field. It works with ultrasonic sensor and IR sensor. Ultrasonic sensor is for dodging deterrents in the field; IR sensor is for detecting felid limit. Arduino controller goes about as heart and cerebrum of the framework; it makes quick, precise, self-governing development. This exploration includes an agri-bot that utilization Wi-Fi 802.11G alongside TCP/IP convention. IP address and video are gotten in workstation for further handling. This examination means to decrease human endeavors and give a clever guide to the farmers.
APA, Harvard, Vancouver, ISO, and other styles

Conference papers on the topic "TCP/IP offload engine"

1

Ji, Yong, and Qing-Sheng Hu. "40Gbps multi-connection TCP/IP offload engine." In Signal Processing (WCSP 2011). IEEE, 2011. http://dx.doi.org/10.1109/wcsp.2011.6096913.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Shen-Ming Chung, Chun-Yi Li, Hsiao-Hui Lee, Jeng-Han Li, Yau-Chung Tsai, and Chi-Chun Chen. "Design and implementation of the high speed TCP/IP Offload Engine." In 2007 International Symposium on Communications and Information Technologies. IEEE, 2007. http://dx.doi.org/10.1109/iscit.2007.4392084.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Hashimoto, Koji, and Vasily G. Moshnyaga. "A new approach for TCP/IP offload engine implementation in embedded systems." In 2010 44th Asilomar Conference on Signals, Systems and Computers. IEEE, 2010. http://dx.doi.org/10.1109/acssc.2010.5757731.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Wu, Zhong-zhen, and Han-chiang Chen. "Design and Implementation of TCP/IP Offload Engine System over Gigabit Ethernet." In 15th International Conference on Computer Communications and Networks. IEEE, 2006. http://dx.doi.org/10.1109/icccn.2006.286280.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Oh, Soo-cheol, and Seong-woon Kim. "An Efficient Linux Kernel Module supporting TCP/IP Offload Engine on Grid." In 2006 Fifth International Conference on Grid and Cooperative Computing (GCC'06). IEEE, 2006. http://dx.doi.org/10.1109/gcc.2006.27.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Dong-Jae Kang, Chei-Yol Kim, Kang-Ho Kim, and Sung-In Jung. "Design and implementation of kernel S/W for TCP/IP offload engine(TOE)." In The 7th International Conference on Advanced Communication Technology. IEEE, 2005. http://dx.doi.org/10.1109/icact.2005.245966.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Jang, Hankook, Sang-Hwa Chung, and Dae-Hyun Yoo. "Implementation of an efficient RDMA mechanism tightly coupled with a TCP/IP offload engine." In 2008 International Symposium on Industrial Embedded Systems (SIES). IEEE, 2008. http://dx.doi.org/10.1109/sies.2008.4577684.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Chung, Shen-Ming, Chun-Yi Li, Shun-Chieh Lin, Hsu-Cheng Lin, and Hsiao-Hui Lee. "An Efficient TCP/IP Offload Embedded System with Deterministic Buffering Processes." In 2009 IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing (ISORC). IEEE, 2009. http://dx.doi.org/10.1109/isorc.2009.10.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Gao, Jingbo, Wenbo Yin, Wai-Shing Luk, and Lingli Wang. "Scalable Multi-Session TCP Offload Engine for Latency-Sensitive Applications." In 2020 China Semiconductor Technology International Conference (CSTIC). IEEE, 2020. http://dx.doi.org/10.1109/cstic49141.2020.9282453.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Kim, Dae Won, Won Ok Kwon, Kyoung Park, and Seong Woon Kim. "Internet Protocol Engine in TCP/IP Offloading Engine." In 2008 10th International Conference on Advanced Communication Technology. IEEE, 2008. http://dx.doi.org/10.1109/icact.2008.4493759.

Full text
APA, Harvard, Vancouver, ISO, and other styles
We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!

To the bibliography