To see the other types of publications on this topic, follow the link: The gates of Asgard.

Dissertations / Theses on the topic 'The gates of Asgard'

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the top 50 dissertations / theses for your research on the topic 'The gates of Asgard.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Browse dissertations / theses on a wide variety of disciplines and organise your bibliography correctly.

1

Brause, Werner. "Gates." The Ohio State University, 1985. http://rave.ohiolink.edu/etdc/view?acc_num=osu1300472049.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Koskela, Suvi Jonna Mikaela. "Molecular logic gates." Thesis, University of Bath, 2003. https://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.760841.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Giudice, Vincent. "Étude structurale et fonctionnelle d'un nouvel ARN non codant, Asgard, contrôlant l'autorenouvellement des cellules souches embryonnaires." Thesis, Lyon 1, 2013. http://www.theses.fr/2013LYO10271/document.

Full text
Abstract:
Chez la souris, le Leukemia Inhibitory Factor (LIF) joue un rôle clé dans le maintien des cellules souches embryonnaires (ES) à l’état pluripotent. Le LIF agit en activant le facteur de transcription STAT3 via les kinases Jak. Cette activation est nécessaire et suffisante au maintien des cellules ES en autorenouvellement en présence de sérum. Une étude du transcriptome de STAT3 réalisée au laboratoire a permis d’identifier plusieurs gènes cibles de ce facteur, parmi lesquels plusieurs gènes inconnus. L’un d’eux, le gène 1456160_at, est fortement exprimé dans les cellules ES de souris et son expression diminue après induction de la différenciation. Ce gène a été appelé Asgard pour Another Self-renewal GuARDian. La caractérisation et le séquençage de ce gène ont permis de mettre en évidence qu'Asgard code pour un microARN. De nombreux microARNs jouent un rôle clé dans le maintien de l'autorenouvellement des cellules ES et dans le contrôle de la différenciation. Des expériences d’inhibition et de surexpression ont permis de montrer que Asgard est impliqué dans la régulation de la différenciation endoderme versus mésoderme. Des analyses préliminaires ont permis d’identifier Pbx3, FoxA2 et Sox17 comme cibles potentielles. Bien que les mécanismes d’action du microARN Asgard restent à confirmer, ce travail a permis d’identifier un nouveau gène clé de l'autorenouvellement des cellules ES de souris
The Leukemia Inhibitory Factor (LIF) activates the transcription factor STAT3, which results in the maintenance of mouse embryonic stem cells in the undifferentiated state by inhibiting mesodermal and endodermal differentiation. We identified several target genes of STAT3 by transcriptomic analysis. Among them, we focused on an unknown gene referred as 1456160_at on Affymetrix array. This gene is highly expressed in embryonic stem cells and its expression level decreases during differentiation. We named this gene Asgard for Another Self-renewal GuARDian. Its characterization and sequencing revealed that Asgard encodes for a microRNA sequence. Several microRNAs have been shown to play key role in the maintenance of self-renewal of mouse ES cells and in the control of differentiation. Inhibition and overexpression assays showed that Asgard inhibits endodermal differentiation in order to maintain self-renewal. Through preliminary analysis, we identified Pbx3, FoxA2 and Sox17 as potential targets of the microRNA Asgard. Our work enables us to identify a new key gene of self-renewal of mouse ES cells
APA, Harvard, Vancouver, ISO, and other styles
4

Weir, S. M. "Polymer-bound fluorescent logic gates." Thesis, Queen's University Belfast, 2003. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.273125.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Williams, Nicola Louise. "Protein gates in DNA gyrase." Thesis, University of Leicester, 1999. http://hdl.handle.net/2381/29641.

Full text
Abstract:
DNA gyrase is a molecular machine comprising a series of protein gates. The opening and closing of these gates enables the passage of one segment of double-stranded DNA (the T segment) through a transient break in another (the G segment). We have blocked the passage of DNA through each of three dimer interfaces within gyrase and investigated the effects on gyrase mechanism. This has been achieved by cross-linking novel cysteine residues on either side of the dimer interface, or trapping the dimer interface in a closed conformation using a non-hydrolysable ATP analogue. Cross-linking a pair of novel cysteine residues on either side of the bottom dimer interface of DNA gyrase blocks catalytic supercoiling. Limited strand passage is allowed, but T-segment release is prevented. In contrast, ATP-independent relaxation of negatively supercoiled DNA is completely abolished, suggesting that T-segment entry via the bottom gate is blocked. These findings support a two-gate model for supercoiling in by DNA gyrase and suggest that relaxation by gyrase is the reversal of supercoiling. Cross-linking a truncated version of gyrase, (A642B2) that lacks the DNA wrapping domains, does not block ATP-dependent relaxation. This indicates that passage of DNA through the bottom dimer interface is not essential for this reaction. Using a similar approach, we have locked the DNA gate of gyrase using cysteine cross-linking. We show that this locked-gate mutant can bind quinolone drugs and perform DNA cleavage. However, locking the DNA gate prevents strand passage and the ability of DNA to stimulate ATP hydrolysis.
APA, Harvard, Vancouver, ISO, and other styles
6

McKinney, Bernadine Orla Francis. "Molecular logic gates bound to solids." Thesis, Queen's University Belfast, 2008. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.485054.

Full text
Abstract:
This thesis is entitled 'Molecular Logic Gates Bound To Solids' and is separated into five chapters. The first chapter introduces logic gates and the potential applications of molecular logic gates. Photochemical mechanisms, Photoinduced electron transfer (pET) and Internal charge transfer (lCT), through which many sensors and molecular logic gates operate are focused upon. It also reveals how the application of chemical or optical inputs and optical outputs from molecules, with the aid ofthe PET and ICT mechanisms can construct molecular logic gates. Chapter 2 presents molecular logic gates which are prefabricated and covalently bound onto organic and inorganic beads. The YES and PASS 1 operations are displayed both individually and in parallel and are driven by proton inputs. Chapter 3 entails the introduction ofternary logic with the 'off-on-off' logic gate. Its . operation in solution is transcended when covalently attached onto a solid platform and is driven by proton inputs. Chapter 4 involves the discussion of double-input logic gates. The AND gate which is solid-bound is driven by protori and sodium ion inputs. Chapter 5 demonstrates how selectivity· of logic gates govern their operation. The YES and OR molecular logic gates are performed on the organic and inorganic beads through calcium and zinc ions. Chapter 6 presents analytical data and experimental procedures for all molecules included in Chapters 2, 3, 4 and 5. IV
APA, Harvard, Vancouver, ISO, and other styles
7

Liao, Ching-Yi (Ching-Yi Roxy) 1975. "Trapped modes near Venice storm gates." Thesis, Massachusetts Institute of Technology, 1999. http://hdl.handle.net/1721.1/80163.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Robinson, Luke Anthony William. "Self-aligned side gates for nanowires." Thesis, University of Cambridge, 2006. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.613770.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Tarnoff, David. "Episode 4.01 – Intro to Logic Gates." Digital Commons @ East Tennessee State University, 2020. https://dc.etsu.edu/computer-organization-design-oer/29.

Full text
Abstract:
Logic gates are the fundamental building blocks of digital circuits. In this episode, we take a look at the four most basic gates: AND, OR, exclusive-OR, and the inverter, and show how an XOR gate can be used to compare two digital values. Click here to read the show transcript.
APA, Harvard, Vancouver, ISO, and other styles
10

Bollinger, Patrick James. "Prime Factorization Through Reversible Logic Gates." Youngstown State University / OhioLINK, 2019. http://rave.ohiolink.edu/etdc/view?acc_num=ysu1558867948427409.

Full text
APA, Harvard, Vancouver, ISO, and other styles
11

Fergusson, W. Walter (William Walter) 1961 Carleton University Dissertation Engineering Electrical. "Bounded timing models for digital gates." Ottawa.:, 1989.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
12

Duncan, Austin H. "Logic Gates Using the Digilent Basys3." Digital Commons @ East Tennessee State University, 2015. https://dc.etsu.edu/honors/311.

Full text
Abstract:
ENTC 3370 teaches students the basics of digital circuits. Until recently the students were taught using an analog device called a Protoboard. With the acquisition of the Digilent Basys3, a digital device, the class will begin to be taught using digital modeling techniques. This is a collection of lab activities designed to be used with the Basys3 within the class. The activities were designed in a way so that students with little programming knowledge could complete the tasks.
APA, Harvard, Vancouver, ISO, and other styles
13

Marembert, Vincent. "Investigations on ultrafast fiber based optical gates." [S.l.] : [s.n.], 2006. http://opus.kobv.de/tuberlin/volltexte/2007/1451.

Full text
APA, Harvard, Vancouver, ISO, and other styles
14

Ozlem, Suriye. "Towards Practical Applications For Molecular Logic Gates:." Master's thesis, METU, 2008. http://etd.lib.metu.edu.tr/upload/12609566/index.pdf.

Full text
Abstract:
ABSTRACT TOWARDS PRACTICAL APPLICATIONS FOR MOLECULAR LOGIC GATES: &ldquo
AND&rdquo
LOGIC AS AN ADDITIONAL LAYER OF SELECTIVITY IN SINGLET OXYGEN RELEASE FOR PHOTODYNAMIC THERAPY Ö
zlem, Suriye M.S., Department of Chemistry Supervisor: Prof. Dr. Engin Umut Akkaya June 2008, 54 pages There have been many examples of individual molecular logic gates and molecular equivalents of more complex digital designs in recent years such as half adder, half subtractor, multiplexer. Neverethless, the unresolved issues of addressability and lack of communication between logic gates remain to be the Achille&rsquo
s heel for molecular logic gates. A few years ago we have demonstrated that appropriately decorated bodipy dyes can be very efficient generators for singlet oxygen, thus act as a satisfactory photodynamic agents. As a bonus, these dyes absorb very strongly at 660 nm which is considered to be within the therapeutic window of mammalian tissue. So, combining our earlier experience in molecular logic gates and rational design of photodynamic agents, we proposed a photodynamic therapy agent that would release singlet oxygen at a much larger rate when the cancer related cellular parameters are above a threshold value at the same location. Following the survey of the relevant literature for cancer related parameters, we decided that sodium ion concentration and pH (H+ concentration) could be very promising targets. In the tumor regions the pH can drop below 6 and the Na+ concentration is also significantly higher then normal tissues. As a result, in the proposed logic system the chemical inputs could be Na+ and H+. The system in fact is an automaton which is to seek higher concentration of both hydrogen and sodium ions, and release the toxic agent (singlet oxygen) only when both concentrations are high. Thus, the proposed logic gate is an AND logic gate, the output of which is singlet oxygen. Keywords: Photodynamic therapy, singlet oxygen, molecular logic gates, AND logic operation
APA, Harvard, Vancouver, ISO, and other styles
15

Yau, Pui-wah Teny. "Plato and Bill Gates : text and hypertext /." View the Table of Contents & Abstract, 1998. http://sunzi.lib.hku.hk/hkuto/record/B38297255.

Full text
APA, Harvard, Vancouver, ISO, and other styles
16

Yau, Pui-wah Teny, and 邱佩華. "Plato and Bill Gates : text and hypertext." Thesis, The University of Hong Kong (Pokfulam, Hong Kong), 1998. http://hub.hku.hk/bib/B38297255.

Full text
APA, Harvard, Vancouver, ISO, and other styles
17

Gajewski, David C. "Analysis of Groups Generated by Quantum Gates." Connect to full text in OhioLINK ETD Center, 2009. http://rave.ohiolink.edu/etdc/view?acc_num=toledo1250224470.

Full text
APA, Harvard, Vancouver, ISO, and other styles
18

Li, Ran. "Universal quantum gates using twisted rapid passage /." Available to subscribers only, 2007. http://proquest.umi.com/pqdweb?did=1482010061&sid=7&Fmt=2&clientId=1509&RQT=309&VName=PQD.

Full text
Abstract:
Thesis (Ph. D.)--Southern Illinois University Carbondale, 2007.
"Department of Physics." Keywords: Quantum gates, Twisted rapid passage, Quantum interference, Fault-tolerant quantum computing Includes bibliographical references (p. 77-80). Also available online.
APA, Harvard, Vancouver, ISO, and other styles
19

Dara, Chandra Babu. "Design of High Performance Threshold Logic Gates." OpenSIUC, 2015. https://opensiuc.lib.siu.edu/dissertations/1188.

Full text
Abstract:
Threshold logic gates are gaining more importance in recent years due to significant development in switching devices. This renewed the interest in high performance and low power circuits with threshold logic gates. Threshold Logic Gates can be implemented using both the traditional CMOS technologies and the emerging nanoelectronic technologies. In this dissertation, we have performed performance analysis on Monostable-Bistable Threshold Logic Element based, current mode, and memristor based threshold logic implementations. Existing analytical approaches that model the delay of a Monostable-Bistable Threshold Logic Element threshold logic gate cannot explore the enormous search space in the quest of weight assignments on the inputs and threshold in order to optimize the delay of the threshold logic gate. It is shown that this can be achieved by using a quantity that depends on the constants and Resonant Tunnel Diode weights. This quantity is used to form an integer linear program that optimizes the performance and ensure that each weight can tolerate a predetermined variation by an appropriate weight assignment in a threshold logic gate. The presented experimental results demonstrate the impact of the proposed method. The optimality of our solutions and the reported improvements ensure tolerance to potential manufacturing defects. Current mode is a popular CMOS-based implementation of threshold logic functions where the gate delay depends on the sensor size. A new implementation of current mode threshold functions for improved performance and switching energy is presented. An analytical method is also proposed in order to identify quickly the optimum sensor size. Experimental results on different gates with the optimum sensor size indicate that the proposed method outperforms consistently the existing implementations, and implements high performance and low power gates that have a very large number of inputs. A new dual clocked design that uses memristors in current mode logic implementation of threshold logic gates is also presented. Memristor based designs have high potential to improve performance and energy over purely CMOS-based combinational methods. The proposed designs are clocked, and outperform a recently proposed combinational method in performance as well as energy consumption. It is experimentally verified that both designs scale well in both energy consumption as well as delay.
APA, Harvard, Vancouver, ISO, and other styles
20

Richter, Ralf. "Logic gates realized with spin dependent tunneling elements." [S.l. : s.n.], 2002. http://deposit.ddb.de/cgi-bin/dokserv?idn=966609883.

Full text
APA, Harvard, Vancouver, ISO, and other styles
21

Zaghloul, Yasser A. "Polarization based digital optical representation, gates, and processor." Diss., Georgia Institute of Technology, 2011. http://hdl.handle.net/1853/43675.

Full text
Abstract:
A complete all-optical-processing polarization-based binary-logic system, by which any logic gate or processor could be implemented, was proposed. Following the new polarization-based representation, a new Orthoparallel processing technique that allows for the creation of all-optical-processing gates that produce a unique output once in a truth table, was developed. This representation allows for the implementation of all basic 16 logic gates, including the NAND and NOR gates that can be used independently to represent any Boolean expression or function. In addition, the concept of a generalized gate is presented, which opens the door for reconfigurable optical processors and programmable optical logic gates. The gates can be cascaded, where the information is always on the laser beam. The polarization of the beam, and not its intensity, carries the information. The new methodology allows for the creation of multiple-input-multiple-output processors that implement, by itself, any Boolean function, such as specialized or non-specialized microprocessors. The Rail Road (RR) architecture for polarization optical processors (POP) is presented. All the control inputs are applied simultaneously, leading to a single time lag, which leads to a very-fast and glitch-immune POP. A simple and easy-to-follow step-by-step design algorithm is provided for the POP, and design reduction methodologies are discussed. The algorithm lends itself systematically to software programming and computer-assisted design. A completely passive optical switch was also proposed. The switch is used to design completely passive optical gates, including the NAND gate, with their operational speeds only bound by the input beams prorogation delay. The design is used to demonstrate various circuits including the RS latch. Experimental data is reported for the NAND and the Universal gate operating with different functionality. A minute error is recorded in different cases, which can be easily eliminated by a more dedicated manufacturing process. Finally, some field applications are discussed and a comparison between all proposed systems and the current semiconductor devices is conducted based on multiple factors, including, speed, lag, and heat generation.
APA, Harvard, Vancouver, ISO, and other styles
22

Mandel, Olaf. "Entanglement with quantum gates in an optical lattice." Diss., lmu, 2005. http://nbn-resolving.de/urn:nbn:de:bvb:19-35684.

Full text
APA, Harvard, Vancouver, ISO, and other styles
23

Eix, Sandra Lee-Anne. "A feasibility study for optical soliton logic gates." Thesis, National Library of Canada = Bibliothèque nationale du Canada, 1998. http://www.collectionscanada.ca/obj/s4/f2/dsk2/ftp03/NQ37697.pdf.

Full text
APA, Harvard, Vancouver, ISO, and other styles
24

Trifković, Vuk. "Construction of space in early Holocene Iron Gates." Thesis, University of Oxford, 2005. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.422572.

Full text
APA, Harvard, Vancouver, ISO, and other styles
25

Goodings, Christopher John. "Variable-area resonant tunnelling diodes using implanted gates." Thesis, University of Cambridge, 1993. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.282159.

Full text
APA, Harvard, Vancouver, ISO, and other styles
26

Adamo, Andrea 1975. "Response of Venice storm gates to incident waves." Thesis, Massachusetts Institute of Technology, 2003. http://hdl.handle.net/1721.1/29342.

Full text
Abstract:
Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Civil and Environmental Engineering, 2003.
Includes bibliographical references (p. 103).
For the prevention of flooding of Venice a system of gates to close the inlets of the lagoon has been designed. Each system is composed of a series of 20 hollow gates hinged at the bottom. In the present work a linear theory is developed first to study the motions of the gates forced by a monochromatic incident wave. The gates are assumed to be vertical and the fluid domain is approximated to a channel of infinite length on the Adriatic side and to a semi infinite space on the lagoon side. Several theorems based on Green's formula are developed to get a deeper understanding of the physics of the problem and to check both the theory and the numerical computations performed. In particular, the law of energy conservation is derived. The amplitude of gates motion, added mass and radiation damping are reported for a large interval of periods. Synchronous resonance of the gates is found and the occurrence of negative added masses is reported and discussed.
by Andrea Adamo.
S.M.
APA, Harvard, Vancouver, ISO, and other styles
27

Wang, Shannon Xuanyue. "Quantum gates, sensors, and systems with trapped ions." Thesis, Massachusetts Institute of Technology, 2012. http://hdl.handle.net/1721.1/77542.

Full text
Abstract:
Thesis (Ph. D.)--Massachusetts Institute of Technology, Dept. of Physics, 2012.
Cataloged from PDF version of thesis.
Includes bibliographical references (p. 203-218).
Quantum information science promises a host of new and useful applications in communication, simulation, and computational algorithms. Trapped atomic ions are one of the leading physical systems with potential to implement a large-scale quantum information system, but many challenges still remain. This thesis describes some experimental approaches to address several such challenges broadly organized under three themes: gates, sensors, and systems. Quantum logic gates are the fundamental building blocks for quantum algorithms. Although they have been demonstrated with trapped ions previously, scalability requires miniaturizing ion traps by using a surface-electrode geometry. Using a single ion in a surface-electrode trap, we perform a two-qubit entangling gate and fully characterize it via quantum process tomography, as an initial validation of surface-electrode ion traps for quantum information processing. Good logic gates are often good sensors for fast fluctuations and energy changes in their environment. Trapped ions are sensitive to fluctuating and static charges, leading to motional state decoherence (heating) and instabilities, problems exacerbated by the surface-electrode geometry. We investigate the material dependence of heating, specifically with aluminum and superconducting traps, to elucidate the physical origin of these fluctuating charges. Static charging is hypothesized to be caused by the trapping and cooling lasers due to the photoelectric effect. We perform systematic experiments with aluminum, gold, and copper traps with lasers at various wavelengths to validate this hypothesis. Realizing quantum processors at the system level requires models and tools for predicting system performance, demonstration of good classical and quantum control, and techniques for integrating different quantum systems. We develop a modeling system for trapped ion quantum computing experiments and simulate the effect of physical and technical noise sources on practical realizations of quantum algorithms in a trapped ion system. We experimentally demonstrate several such algorithms, including the quantum Fourier transform, order-finding, and Shor's algorithm on up to 5 ions. These experiments highlight several unique advantages of ion trap systems and help identify needs for further development. Finally, we explore the integration of ion traps with optical elements including mirrors and photon detectors as key elements in creating future hybrid quantum systems.
by Shannon Xuanyue Wang.
Ph.D.
APA, Harvard, Vancouver, ISO, and other styles
28

Gautam, Dibya. "Hardware implementation of Reversible Logic Gates in VHDL." Youngstown State University / OhioLINK, 2020. http://rave.ohiolink.edu/etdc/view?acc_num=ysu1596153644684878.

Full text
APA, Harvard, Vancouver, ISO, and other styles
29

Peucker, Christian. "Ein Anpassungkonzept für quality gates basierend auf Bausteinen." Saarbrücken VDM Verlag Dr. Müller, 2008. http://d-nb.info/989265331/04.

Full text
APA, Harvard, Vancouver, ISO, and other styles
30

Allen, Daniel J. "A programmable delta-sigma modulator using floating gates." Thesis, Available online, Georgia Institute of Technology, 2004:, 2003. http://etd.gatech.edu/theses/available/etd-03292004-141813/unrestricted/allen%5Fdaniel%5Fj%5F200312%5Fms.pdf.

Full text
APA, Harvard, Vancouver, ISO, and other styles
31

Walker, Janice R. "Literacy, Technology, and Change: The Gates of Hell." Scholar Commons, 1999. https://scholarcommons.usf.edu/etd/1552.

Full text
Abstract:
In this dissertation, I first briefly examine the history of technology as it impacts on literacy practices, and especially the history of resistance to technological developments in the humanities. In so doing, I also briefly examine some of the possible ideological underpinnings of this resistance, including looking at some of the arguments proposed to counter it. More specifically, I consider how literacy practices, pedagogical practices, and assessment and gatekeeping practices in the field of composition studies impact on and are impacted by the intersection of computer technologies and our field. Finally, I offer some suggestions for ways in which our pedagogical practices may need to be reconsidered in light of changes in how we communicate. In particular, I propose guidelines for writing teachers to help negotiate the transitional period between traditional and neo-traditional forms, bridging the gaps between existing standards for producing print documents and as yet undetermined standards required by new forms. That is, I present guidelines that I hope, rather than stifle change, can help guide authors in determining which existing standards make sense for new new forms, and which need to be reconsidered, thereby providing the flexibility necessary to cope with change. Because it is imperative that we consider the effect of our teaching of writing and reading on the further development of these technologies, as well as the effect of further development of these technologies on our teaching and study of writing and reading, I also suggest ways we may need to rethink the academy, including the position of the composition classroom itself.
APA, Harvard, Vancouver, ISO, and other styles
32

Rousseau, Bruno. "Contribution à l'élaboration d'une Gate-Array en technologie ASGA, MESFET et logique DCFL." Paris 11, 1986. http://www.theses.fr/1986PA112249.

Full text
Abstract:
L'élaboration d'une Gate-Array en arséniure de gallium, utilisant des dispositifs MESFET et appliquée à une logique DCFL, permet de cerner et d'aborder l'ensemble des problèmes liés à un tel travail. Cette conception peut être subdivisée en dix grandes étapes. Tout d'abord, une étude générale sur l'AsGa (1) qui aboutira à une étude d'une technologie appropriée (2). Puis viendra l'étude d'un modèle adapté aux simulations à effectuer (3). Il faudra ensuite définir une logique liée aux applications envisagées (4). On pourra ensuite optimaliser la logique retenue (5). Une étude des éléments parasites permettra d'en déterminer l'influence sur le comportement des circuits (6). Il sera alors temps d'aborder l'élaboration proprement dite de la gate-array en définissant ses principaux aspects (7) et en concevant complètement la plupart de ses éléments constitutifs (8).
APA, Harvard, Vancouver, ISO, and other styles
33

Rousseau, Bruno. "Contribution à l'élaboration d'une Gate-Array en technologie AsGa, MESFET et logique DCFL." Grenoble 2 : ANRT, 1986. http://catalogue.bnf.fr/ark:/12148/cb37600867v.

Full text
APA, Harvard, Vancouver, ISO, and other styles
34

Töyrä, Daniel. "Fidelity of geometric and holonomic quantum gates for spin systems." Thesis, Uppsala universitet, Teoretisk kemi, 2014. http://urn.kb.se/resolve?urn=urn:nbn:se:uu:diva-222152.

Full text
Abstract:
Geometric and holonomic quantum gates perform transformations that only dependon the geometry of a loop covered by the parameters controlling the gate. Thesegates require adiabatic time evolution, which is achieved in the limit when the looptakes infinite time to complete. However, it is of interest to also know thetransformation properties of the gates for finite run times. It has been shown [Phys.Rev. A 73, 022327 (2006)] that some holonomic gates for a trapped ion system showrevival structures, i.e., for some finite run time the gate performs the sametransformation as it does in the adiabatic limit. The purpose of this thesis is to investigate if similar revival structures are shown alsofor geometric and holonomic quantum gates for spin systems. To study geometricquantum gates an NMR setup for spin-1/2 particles is used, while an NQR setup forspin-3/2 particles is used to study holonomic quantum gates. Furthermore, for thegeometric quantum gates the impact of some open system effects are examined byusing the quantum jump approach. The non-adiabatic time evolution operators of thesystems are calculated and compared to the corresponding adiabatic time evolutionoperators by computing their operator fidelity. The operator fidelity ranges between0 and 1, where 1 means that the gates are identical up to an unimportant phasefactor. All gates show an oscillating dependency on the run time, and some Abeliangates even show true revivals, i.e., the operator fidelity reaches 1.
APA, Harvard, Vancouver, ISO, and other styles
35

Yin, Xiuran [Verfasser], Tilmann [Akademischer Betreuer] Harder, Michael W. [Gutachter] Friedrich, and Jens [Gutachter] Harder. "Carbon Metabolism of Methylotrophic Methanogens and Asgard Archaea in Marine Sediments / Xiuran Yin ; Gutachter: Michael W. Friedrich, Jens Harder ; Betreuer: Tilmann Harder." Bremen : Staats- und Universitätsbibliothek Bremen, 2019. http://d-nb.info/1189309157/34.

Full text
APA, Harvard, Vancouver, ISO, and other styles
36

Dechu, Sandeep. "Design for manufacturability and reliability of threshold logic gates /." Available to subscribers only, 2006. http://proquest.umi.com/pqdweb?did=1240704171&sid=23&Fmt=2&clientId=1509&RQT=309&VName=PQD.

Full text
APA, Harvard, Vancouver, ISO, and other styles
37

Blaikie, Richard John. "Electron transport in quantum wires confined by implanted gates." Thesis, University of Cambridge, 1992. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.240901.

Full text
APA, Harvard, Vancouver, ISO, and other styles
38

Polley, L. "The role of novel Ion Gates channels in cough." Thesis, Queen's University Belfast, 2009. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.517507.

Full text
APA, Harvard, Vancouver, ISO, and other styles
39

Payton, Whitney Monique. "Factors Affecting Institution Selection for Undergraduate Gates Millennium Scholars." DigitalCommons@Robert W. Woodruff Library, Atlanta University Center, 2016. http://digitalcommons.auctr.edu/cauetds/27.

Full text
Abstract:
College enrollment is experiencing an upward trend; however, the quality of institutions selected by minority students remains a question. Promising minority students are failing to select high quality colleges and universities, despite academic components that would leave them otherwise qualified for admission. In fact, nearly 80% of high academic achieving low-income, minority students under match when selecting a college or university (Obama & Obama, 2014). The purpose of this study was to examine the factors leading to selection of institution for Gates Millennium Scholars while examining the relationship between college selection and socioeconomic status, cost, high school grade point average (GPA), family support, need for achievement, self efficacy, persistence, advisement, and technology for Gates Millennium Scholars. Pearson Correlation was utilized to examine survey data collected from 87 Gates Millennium Scholars. The implications of collection selection for low- income, minority students are significant in understanding the needs of this highly diverse student population. This study sought to identify the variables that significantly impact college selection for low-income minority students.
APA, Harvard, Vancouver, ISO, and other styles
40

Guntzel, Jose Luis Almada. "Functional timing analysis of VLSI circuits containing complex gates." reponame:Biblioteca Digital de Teses e Dissertações da UFRGS, 2000. http://hdl.handle.net/10183/1883.

Full text
Abstract:
Os recentes avanços experimentados pela tecnologia CMOS tem permitido a fabricação de transistores em dimensões submicrônicas, possibilitando a integração de dezenas de milhões de dispositivos numa única pastilha de silício, os quais podem ser usados na implementação de sistemas eletrônicos muito complexos. Este grande aumento na complexidade dos projetos fez surgir uma demanda por ferramentas de verificação eficientes e sobretudo que incorporassem modelos físicos e computacionais mais adequados. A verificação de timing objetiva determinar se as restrições temporais impostas ao projeto podem ou não ser satisfeitas quando de sua fabricação. Ela pode ser levada a cabo por meio de simulação ou por análise de timing. Apesar da simulação oferecer estimativas mais precisas, ela apresenta a desvantagem de ser dependente de estímulos. Assim, para se assegurar que a situação crítica é considerada, é necessário simularem-se todas as possibilidades de padrões de entrada. Obviamente, isto não é factível para os projetos atuais, dada a alta complexidade que os mesmos apresentam. Para contornar este problema, os projetistas devem lançar mão da análise de timing. A análise de timing é uma abordagem independente de vetor de entrada que modela cada bloco combinacional do circuito como um grafo acíclico direto, o qual é utilizado para estimar o atraso do circuito. As primeiras ferramentas de análise de timing utilizavam apenas a topologia do circuito para estimar o atraso, sendo assim referenciadas como analisadores de timing topológicos. Entretanto, tal aproximação pode resultar em estimativas demasiadamente pessimistas, uma vez que os caminhos mais longos do grafo podem não ser capazes de propagar transições, i.e., podem ser falsos. A análise de timing funcional, por sua vez, considera não apenas a topologia do circuito, mas também as relações temporais e funcionais entre seus elementos. As ferramentas de análise de timing funcional podem diferir por três aspectos: o conjunto de condições necessárias para se declarar um caminho como sensibilizável (i.e., o chamado critério de sensibilização), o número de caminhos simultaneamente tratados e o método usado para determinar se as condições de sensibilização são solúveis ou não. Atualmente, as duas classes de soluções mais eficientes testam simultaneamente a sensibilização de conjuntos inteiros de caminhos: uma baseia-se em técnicas de geração automática de padrões de teste (ATPG) enquanto que a outra transforma o problema de análise de timing em um problema de solvabilidade (SAT). Apesar da análise de timing ter sido exaustivamente estudada nos últimos quinze anos, alguns tópicos específicos não têm recebido a devida atenção. Um tal tópico é a aplicabilidade dos algoritmos de análise de timing funcional para circuitos contendo portas complexas. Este constitui o objeto básico desta tese de doutorado. Além deste objetivo, e como condição sine qua non para o desenvolvimento do trabalho, é apresentado um estudo sistemático e detalhado sobre análise de timing funcional.
The recent advances in CMOS technology have allowed for the fabrication of transistors with submicronic dimensions, making possible the integration of tens of millions devices in a single chip that can be used to build very complex electronic systems. Such increase in complexity of designs has originated a need for more efficient verification tools that could incorporate more appropriate physical and computational models. Timing verification targets at determining whether the timing constraints imposed to the design may be satisfied or not. It can be performed by using circuit simulation or by timing analysis. Although simulation tends to furnish the most accurate estimates, it presents the drawback of being stimuli dependent. Hence, in order to ensure that the critical situation is taken into account, one must exercise all possible input patterns. Obviously, this is not possible to accomplish due to the high complexity of current designs. To circumvent this problem, designers must rely on timing analysis. Timing analysis is an input-independent verification approach that models each combinational block of a circuit as a direct acyclic graph, which is used to estimate the critical delay. First timing analysis tools used only the circuit topology information to estimate circuit delay, thus being referred to as topological timing analyzers. However, such method may result in too pessimistic delay estimates, since the longest paths in the graph may not be able to propagate a transition, that is, may be false. Functional timing analysis, in turn, considers not only circuit topology, but also the temporal and functional relations between circuit elements. Functional timing analysis tools may differ by three aspects: the set of sensitization conditions necessary to declare a path as sensitizable (i.e., the so-called path sensitization criterion), the number of paths simultaneously handled and the method used to determine whether sensitization conditions are satisfiable or not. Currently, the two most efficient approaches test the sensitizability of entire sets of paths at a time: one is based on automatic test pattern generation (ATPG) techniques and the other translates the timing analysis problem into a satisfiability (SAT) problem. Although timing analysis has been exhaustively studied in the last fifteen years, some specific topics have not received the required attention yet. One such topic is the applicability of functional timing analysis to circuits containing complex gates. This is the basic concern of this thesis. In addition, and as a necessary step to settle the scenario, a detailed and systematic study on functional timing analysis is also presented.
APA, Harvard, Vancouver, ISO, and other styles
41

Butzen, Paulo Francisco. "Leakage current modeling in sub-micrometer CMOS complex gates." reponame:Biblioteca Digital de Teses e Dissertações da UFRGS, 2007. http://hdl.handle.net/10183/14903.

Full text
Abstract:
Para manter o desempenho a uma tensão de alimentação reduzida, a tensão de threshold e as dimensões dos transistores têm sido reduzidas por décadas. A miniaturização do transistor para tecnologias sub-100nm resulta em um expressivo incremento nas correntes de fuga, tornando-as parte significativa da potencia total, alcançando em muitos casos 30-50% de toda a potencia dissipada em condições normais de operação. Por estas condições, correntes estáticas em células CMOS representam um importante desafio em tecnologias nanométricas, tornando-se um fator crítico no design de circuitos de baixa potência. Isto significa que dissipação de potência estática deve ser considerada o quanto antes no fluxo de projetos de circuitos integrados. Esta tese revisa os principais mecanismos de fuga e algumas técnicas de redução. Também é apresentado um modelo de estimativa rápida da corrente de subthreshold em células lógicas CMOS série - paralelo. Este método é baseado em associações de condutividade elétrica série – paralelo de transistores. Ao combinar com o modelo de estimativa da corrente de fuga de gate baseada nas condições estáticas dos transistores é possível fornecer uma melhor predição da corrente de fuga total em redes de transistores. O modelo de estimativa anterior é rápido porem seu foco não esta na precisão. Um novo e preciso modelo para corrente de fuga de subthreshold e de gate é também apresentado baseado em modelos analíticos simplificados das correntes de fuga. Ao contrario do modelo anterior que era destinado a redes de transistores serie – paralelo, o novo método avalia as correntes de fuga em rede de transistores complexas. A presença de transistores conduzindo em redes de transistores não conduzindo, ignorados em trabalhos anteriores, é também avaliado no trabalho proposto. O novo modelo de corrente de fuga foi validado através de simulações elétricas, considerando processos CMOS 130nm e 90nm, com boa correlação dos resultados, demonstrando a precisão do modelo.
To maintain performance at reduced power supply voltage, transistor threshold voltages and dimensions have been scaled down for decades. Scaling transistor into the sub-100nm technologies has resulted in a dramatic increase in leakage currents, which have become a significant portion of the total power consumption in scaled technologies, in many case achieving 30-50% of the overall power consumption under nominal operating conditions. For this condition, standby currents in CMOS logic gates represent an important challenge in nanometer technologies, leakage dissipation being a critical factor in low-power design. It means the static power dissipation should be considered as soon as possible in the integrated circuit design flow. This thesis reviews the major leakage current mechanisms and several reduction techniques. It presents the development of a straightforward method for very fast estimation of subthreshold current in CMOS series-parallel logic gates. This estimation method is based on electrical conductivity association of series-parallel transistor arrangements. Combined with a gate oxide leakage model based on transistor bias condition, it is possible to provide a better prediction of total leakage consumption in transistor networks. The previous estimation method is fast but it is not focused on accuracy. A new accurate subthreshold and gate leakage current estimation method is also developed based on simplified analytical leakage currents models. Instead of previous works focused on series-parallel device arrangements, this method evaluates the leakage in general transistor networks. The presence of on-switches in off-networks, ignored by previous works, is also considered in the proposed static current analysis. The new leakage model has been validated through electrical simulations, taking into account a 130nm and 90nm CMOS technology, with good correlation of the results, demonstrating the model accuracy.
APA, Harvard, Vancouver, ISO, and other styles
42

Palaniswamy, Ashok kumar. "Scalable fault tolerant design methodology for threshold logic gates /." Available to subscribers only, 2009. http://proquest.umi.com/pqdweb?did=1796420501&sid=3&Fmt=2&clientId=1509&RQT=309&VName=PQD.

Full text
APA, Harvard, Vancouver, ISO, and other styles
43

Santandreu, David. "Have disruptive innovations arrived at the gates of academia?" Thesis, University of the West of England, Bristol, 2017. http://eprints.uwe.ac.uk/27223/.

Full text
Abstract:
Disruptive technologies in education and particularly Massive Open Online Courses (MOOCs) continue to be one of the polarising and most controvertible topics in postsecondary education, as they have yet to deliver on their promises. Existing academic literature on MOOCs, the main example of disruptive technology of this thesis, is primarily concerned with student participation, persistence, completion rates and learning in MOOC platforms. There seems however to be very limited scholarly research in the UK investigating the democratising effects and impact of disruptive technologies in Higher Education, particularly the extent to which MOOCs might unlock the gates to accessibility and their impact on universities, teaching and academics, through the lens of critical theory. It is however crucial to evaluate their impact (s) to inform policy decision-making on technology enhanced-learning implementation at tertiary institutions and design of curricula. The Main Research Question (MRQ) and sub-question designed for this study were addressed by conducting eighteen semi-structured interviews (Skype and face-to-face) with participants (academic and senior administrators) from nine countries and nine institutions. The research methods used were primarily qualitative. This thesis contributes to the field of technology-enhanced learning by addressing the current pedagogical limitations of the MOOC format which seem to be the critical impediments that prevent MOOCs, as they are currently designed, from genuinely democratising Higher Education to those who most need it in developed and developing countries. My main original contribution to knowledge is an integrated and adaptive model with critical success factors that would influence the MOOC model’s effectiveness, which, to the best of the author’s knowledge, is unique in the published literature. The findings of this study indicate that MOOCs have democratised access to Higher Education to a certain degree but they are not considered comparable to an on-campus experience and not suitable, in their current form and design, to the needs of the underrepresented in higher education, in developed and developing countries. The findings also indicate that MOOCs are challenging the current economic, business and pedagogical models and delivery mechanisms of traditional Higher Education and these might have an important effect on the academic role and identity. Furthermore, this investigation finds that MOOCs have aroused institutions and academics’ interest in and exploration of technology-enhanced learning, particularly blended learning approaches. Finally, the findings of this study indicate that MOOCs have impelled institutions and academics to rethink the design of more engaging courses and programmes and refocus on student learning to improve online and face-to-face teaching and this added pressure might have created a schism between the educational conservatives and the advocates of reform.
APA, Harvard, Vancouver, ISO, and other styles
44

PALANISWAMY, ASHOK KUMAR. "SCALABLE FAULT TOLERANT DESIGN METHODOLOGY FOR THRESHOLD LOGIC GATES." OpenSIUC, 2009. https://opensiuc.lib.siu.edu/theses/450.

Full text
Abstract:
Threshold logic gates have the capability of realizing complex Boolean functions with smaller number of logic gates [1]. These gates are very sensitive to their weight values which may change during manufacturing process. So Threshold logic gates should be carefully designed to allow for maximum deviation from desired design weight values without affecting its functionality . This maximum allowable deviation is known as Fault Tolerance of the gate. ILP is one of the methods to find the optimum weight values with fault tolerance. But ILP has inability to solve the threshold functions with large inputs. This thesis presents two methods to overcome this difficulty.First one is the Combination method which combines the procedures of both decomposition method and ILP method .Second one is the Variable collapsing method which uses the principle of Variable Collapsing to find weights values with fault tolerance for large input functions.
APA, Harvard, Vancouver, ISO, and other styles
45

Linderholt, Hanna. "Magnus Chase och Alex Fierro, brottet mot heteronormen : Hur Rick Riordan transformerar den fornnordiska religionen i Magnus Chase and the Gods of Asgard." Thesis, Linnéuniversitetet, Institutionen för film och litteratur (IFL), 2019. http://urn.kb.se/resolve?urn=urn:nbn:se:lnu:diva-80142.

Full text
APA, Harvard, Vancouver, ISO, and other styles
46

Euren, Karin. "System Identification of Irrigation Channels with Overshot and Undershot gates." Thesis, Uppsala University, Department of Earth Sciences, 2004. http://urn.kb.se/resolve?urn=urn:nbn:se:uu:diva-88916.

Full text
Abstract:

I Australien är vattenresurserna begränsade. För lantbrukare är tillgängligheten på vatten mycket viktig. På grund av det torra klimatet kan inte de Australiensiska bönderna förlita sig på nederbörden. Bevattningssystemen är därför en viktig del i jordbrukningsindustrin.

Bevattningsområdet i Coleambally ligger i södra New South Wales nära gränsen till staten Victoria. Bevattningsnätet i Coleambally förser ofta bevattningskanalerna med för mycket vatten för att vara säker på att lantbrukarna får den mängd vatten de behöver. På grund av denna tillförsel av överskottvatten går stor mängd av vatten förlorad. Design av ett bättre reglersystem skulle kunna minska den stora förlusten av vatten.

En matematisk modell beskrivande dynamiken av bevattningssystemet är ett bra redskap vid en design av ett bättre reglersystem. Syftet med det här projektet var att genom systemidentifiering bygga en matematisk modell av bevattningssystemet. Modellen syftade till att beskriva vattennivån i en sträcka av bevattningskanalerna, sträckan i kanalen skulle ha två olika typer av luckor, en typ där vattnet strömmar över luckan och en annan typ där vattnet strömmar under luckan. En modell byggdes genom att parametrar från en vald modellstruktur estimerades från experimentella data. Data samlades under ett experiment som utfördes på en bevattningskanal i Coleambally.

Resultatet från systemidentifieringen blev en första ordningens output error grey box modell. Modellen visar goda resultat vid validering och bör kunna användas vid design av ett bättre reglersystem. Modellen visar så god överensstämmelse med valideringsdata att den även kan användas för olika fall av simulering.


Water resources in Australia are limited. For a farmer the access to water is crucial and due to the dry climate the farmers in Australia can not rely on precipitation. Irrigation is therefore a very important part of the farming industry.

The Coleambally Irrigation Area is situated in the southern parts of New South Wales close to the border of Victoria. The Irrigation Network often supplies the irrigation channels with too much water to be sure that the demand of water is satisfied. Due to this over supply a great amount of water gets wasted. Design of a bettercontrol system would be able to reduce the water wastage.

A mathematical model describing the dynamics of the irrigation system can be used as a tool for the control system design. The aim of this project was to build a mathematical model with the system identification approach. The model should be able to describe the downstream water level of a single pool of an irrigation channel which has both undershot and overshot gates. A model was built by estimating unknown parameters of a chosen model structure from a set of experimental data. The data was collected from an experiment performed on the real irrigation system in Coleambally.

The result of the system identification was a first order output error grey box model. The model performs well on validation data and may therefore be used for design of a more efficient control system. The model gave such good results that it additionally may be used for various simulation purposes.

APA, Harvard, Vancouver, ISO, and other styles
47

Larsson, Sebastian. "Guarding the gates : Reassessing the concept of borders in Tanzania." Thesis, Södertörns högskola, Institutionen för livsvetenskaper, 2012. http://urn.kb.se/resolve?urn=urn:nbn:se:sh:diva-17178.

Full text
Abstract:
Using discourse analysis, this study will apply a critical theoretical framework and discuss how perceptions of the Tanzanian national borders compares to problematized understandings of the socially constructed concepts of borders, sovereignty, and power. For example, the Tanzanian borders will be reassessed into something creating a safe ‘inside’ opposing an unsafe ‘outside, and into something dividing territories, thus, giving birth to the identities of ‘nationality’. Furthermore, the presence of biopolitical interventions will be discussed in order to see how biopower can help increase security in Tanzania. More substantially, the phenomena of roadblocks will be analysed as something potentially functioning as ‘extended arms’ of the national border. The analysis showed how the so called ‘geopolitical imaginary’, where borders are defined as the outer reaches of a sovereign state, is a well-established idea in Tanzania; the national borders were perceived as important and worthy of protection. However, they can also be seen as something ultimately creating non-coherent ‘insides’ and an ‘outsides’, where outside ‘threats’, often perceived as illegal immigrants, are dependent on the existence of territories. The analysis further showed that biopower in Tanzania is something which can create ‘social’ borders wherever there is authority. This form of exercised power does although suffer severely from corruption, and this leads to a conclusion that Tanzanian ‘security’, to a great extent, is being evaluated in terms of money.
APA, Harvard, Vancouver, ISO, and other styles
48

Koh, Alex. "Hybrid Gates approach for R and D product portfolio management." Thesis, University of Manchester, 2012. https://www.research.manchester.ac.uk/portal/en/theses/hybrid-gates-approach-for-r-and-d-product-portfolio-management(90c240c2-f7a4-463f-a2fb-75498cbbcf6a).html.

Full text
Abstract:
Companies today are aggressively finding ways to improve top-line growth by introducing innovative products faster to the market. To achieve both innovation and accelerated rollout, many are turning to techniques such as Stage Gate approaches to improve engineering and marketing collaborations to clarify short term resource allocations (day to day plan with employee assignment). While Stage Gate approaches have been shown to result in better project coordination and faster time to market by doing projects right, research also indicates the need to ensure alignment to company strategy by doing the right projects within the allocated annual budget through medium term (rough cut capacity plan with employee requirements) and long term resource allocations (business / strategic plan with funding requirements). Today, such medium to long term resource allocation methodologies tend to be broadly consolidated under Research and Development (R&D) product portfolio management. We argue that there is value in a philosophical change in viewing R&D product portfolio management from the context of (1.) long and medium term resource allocation phases separately, (2.) focusing on the overlapping regions between long and medium term and between medium and short term resource allocation phases and (3.) the evolving resource allocation perspective (monetary to headcount to skillset) through these phases. Cooper et al note that for R&D product portfolio management and the Stage Gate process to work together, one can expect one of two scenarios - a gates dominated approach (where the prioritization and resource decisions are made at short term focused Stage Gates) or a portfolio reviews dominated approach (where the prioritization and resource decisions are made at the long term focused portfolio reviews). We propose that with appropriate focus given to the medium term phase, a third approach that we call a Hybrid Gates approach can exist in a "gates dominated" environment. A case study on Freescale Semiconductor was used as an empirical inquiry to gain deeper understanding on the perceived value of this approach within a real-life context. Triangulating between structured surveys, unstructured surveys, and focused interviews; we were able to show perceived value to the organization in the following areas: (1.) Enhancing the understanding of decision maker's decision and solution spaces, (2.) Clarifying strategic expressions and "stress testing" new strategies, (3.) Improving horizontal and vertical communication within the organization and (4.) Aiding in objectivity in R&D investment allocation. Furthermore, we were able to conceptually show how this approach retains the advantages of the gates dominated and portfolio dominated approaches while minimizing their respective weaknesses. This research is novel and unique as we have not found any research literature that focuses on a Hybrid Gates approach perspective or studies where the implementation of MO-ZOLP is: (1.) this large in scale and (2.) designed specifically to support a Stage Gate dominated environment. We believe that this research contributes to the practising educator and researcher by providing them with an alternative approach on R&D project portfolio management in complex organizations that are using a Stage Gate process. We also believe that this research is valuable to the practitioner by providing them with a practical process and methodology in which change management for such activities can be achieved. In addition, we assessed the on-going value added to the organization, thus linking theory to practice and finally, to outcome.
APA, Harvard, Vancouver, ISO, and other styles
49

Hill, Charles. "Algorithms, gates and error correction for the Kane quantum computer /." [St. Lucia, Qld.], 2006. http://www.library.uq.edu.au/pdfserve.php?image=thesisabs/absthe19975.pdf.

Full text
APA, Harvard, Vancouver, ISO, and other styles
50

Sharratt, A. A. "The design of high-speed bipolar current-switched logic gates." Thesis, University of Huddersfield, 1989. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.234781.

Full text
APA, Harvard, Vancouver, ISO, and other styles
We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!

To the bibliography