Journal articles: 'Three-level inverter'

1

Somasekhar, V. T., and K. Gopakumar. "Three-level inverter configuration cascading two two-level inverters." IEE Proceedings - Electric Power Applications 150, no. 3 (2003): 245. http://dx.doi.org/10.1049/ip-epa:20030259.

Full text

APA, Harvard, Vancouver, ISO, and other styles

2

Dr. Sujatha Balaraman,, P. Yogini. "Three Phase Eleven Level Modular Multilevel Inverter with PD-PWM for Grid Connected System." International Journal for Modern Trends in Science and Technology, no. 8 (August 7, 2020): 86–91. http://dx.doi.org/10.46501/ijmtst060816.

Full text

Abstract:

The prominence of Modular Multilevel Inverters (MMI) is rising owing their merits of simple mechanical construction and good voltage sharing for semiconductor devices. Mostly Multilevel Inverters use more than one source; however, the effective use of all the sources at all levels is rare. Conventional Multilevel Inverters will diminish the energy efficiency of the conversion system. When compared to conventional multilevel inverter, Modular Multilevel Inverter with a high numbers of voltage levels seem to be the most suitable because of the use of an isolated dc source. This paper explores a three-phase eleven level modular multilevel inverter with phase disposition pulse width modulation technique (PD-PWM) that can extract power from all the sources at all the levels. Besides, this paper develops a synchronous d-q reference frame controller to control the current of 11kV. When compared with Reduced Switch Count based Multilevel Inverter Series/Parallel switching topologies, the Modular Multilevel Inverter provides better Total Harmonic Distortion (THD) of output voltage and utilization factor.

APA, Harvard, Vancouver, ISO, and other styles

3

Chang, Guo Xiang, Wen Li, and Xiu Ling Liu. "Three-Level SVPWM Controller Design Based on FPGA." Advanced Materials Research 142 (October 2010): 188–93. http://dx.doi.org/10.4028/www.scientific.net/amr.142.188.

Full text

Abstract:

Compared with traditional two-level inverter, the multilevel inverter has many advantages such as large output power and small output harmonic. And also it is one of the hot research subjects in recent years. Although SVPWM control is an excellent control method, its space vectors is exponential with the increase of the number of output levels of the multilevel inverters. If the SVPWM is controlled by DSP, a lot of components can be used. So this paper puts forward a new method which SVPWM signals generate by PGFA directly. The fact has proved that pure hardware design is feasible and has rapid response rate, facile programming and online configuration.

APA, Harvard, Vancouver, ISO, and other styles

4

Odeh, Charles, Arkadiusz Lewicki, Marcin Morawiec, and Dmytro Kondratenko. "Three-Level F-Type Inverter." IEEE Transactions on Power Electronics 36, no. 10 (October 2021): 11265–75. http://dx.doi.org/10.1109/tpel.2021.3071359.

Full text

APA, Harvard, Vancouver, ISO, and other styles

5

Odeh, Charles Ikechukwu, Arkadiusz Lewicki, Marcin Morawiec, and Andrzej Jąderko. "Integrated Three-Level Dual-Phase Inverter." Energies 15, no. 8 (April 15, 2022): 2897. http://dx.doi.org/10.3390/en15082897.

Full text

Abstract:

In view of reducing the number of inverter legs that provide dual-phase, three-level output voltages (as may be needed in an uninterruptible power supply), and that also provide a wide range of output frequencies (as needed in an advanced motor drive system with wide speed ranges), a three-level, dual-phase inverter topology is presented in this paper. Its three-level attribute was based on the F-type inverter topological concept, and its dual-output feature was based on the common representation of the inverter-leg concept. The proposed inverter could deliver single- and three-phase voltages to corresponding one- and three-phase loads, in common or different frequency modes of operation. A boundary between these modes of operation was established for the proposed inverter. An additional possibility of either operation in the one-phase or the three-phase system was offered by the inverter configuration. A modified carrier-based sinusoidal pulse-width modulation scheme is presented for the control of the inverter topology. The performances of the dual-phase inverter are given in the simulation results and demonstrated with a hardware prototype.

APA, Harvard, Vancouver, ISO, and other styles

6

Sathish Kumar, S., R. Ramkumar, S. Sivarajeswari, D. Ramya, T. Subburaj, and Martin Sankoh. "Performance Enhancement of a Three Phase Boost-Cascaded Fifteen Level Inverter Using the PI Controller." Mathematical Problems in Engineering 2022 (May 19, 2022): 1–17. http://dx.doi.org/10.1155/2022/3888571.

Full text

Abstract:

Photovoltaic power generation is a potential alternative energy source that offers several benefits over other alternative energy sources such as wind, sun, ocean, biomass, geothermal, and so on. Multilevel inverters are essential for power conversion in solar power generation. These multilevel inverters employ three distinct topologies: diode-clamped (neutral-point clamped) inverter, capacitor-clamped (flying capacitor) inverter, and cascaded H-bridge multilevel inverter. The cascaded H-bridge multilevel inverter is more appropriate for photovoltaic applications than the other two topologies. The proposed system asymmetrical cascaded multilevel inverter (ACMLI) is energized using a photovoltaic system (PV). A three-phase cascaded H-bridge fifteen-level inverter for grid-connected solar systems is given in this study utilizing a proportional integral controller. The harmonic distortion was removed using a multicarrier pulse width modulation method. The MATLAB/Simulink is used to simulate the performance of a three-phase cascaded H-bridge fifteen-level inverter in terms of harmonic content and number of switches. To test the performance of the designed system, a hardware prototype was created. From the obtained results, the proposed method reduces the switch count, harmonic distortion, and rejects the external disturbances of input and output variables.

APA, Harvard, Vancouver, ISO, and other styles

7

El-Naggar, Nada Mohamed, Mohamed Adel Esmaeel, and Salama Abu Zaid. "Comparative performance of modular with cascaded H-bridge three level inverters." International Journal of Electrical and Computer Engineering (IJECE) 13, no. 4 (August 1, 2023): 3847. http://dx.doi.org/10.11591/ijece.v13i4.pp3847-3856.

Full text

Abstract:

The conventional two-level inverter becomes no longer has the ability to cope with the high-power requirement, so this paper discusses two very common topologies of multilevel inverter like modular multi-level converter (MMC) and cascaded H-bridge (CHB) multi-level inverter for induction motor drive applications. This work attempts to investigate the comparison between MMC and CHB. The comparison is done in aspects of the configuration, concept of operation, advantages and disadvantages, the comparison is also consider output voltage (line to line) waveform, total harmonic distortion (THD) of the output line voltage waveform and the current drawn by both inverters. The performance of the inverters under carrier-based pulse width modulation (PWM) technique and mainly in-phase disposition (IPD), level shifted pulse width modulation is viewed. The paper discusses the comparison between the two multilevel inverters (MLIs) with motor drive applications especially induction motor. The operation of the motor is studied under certain value of load torque. The simulation results for the induction motor with the two inverters (modular multi-level and Cascaded H-bride) for three numbers of levels using MATLAB/Simulink are provided). The obtained results are encouraging and promising especially in the improvement of the THD% results.

APA, Harvard, Vancouver, ISO, and other styles

8

Janiga, Srinivas Rao, P. Srinivasa Varma, and T. Suresh Kumar. "Novel Switching Design Structure for Three Phase 21-Level Multilevel Inverter Fed BLDC Drive Application." International Journal of Power Electronics and Drive Systems (IJPEDS) 9, no. 3 (September 1, 2018): 1202. http://dx.doi.org/10.11591/ijpeds.v9.i3.pp1202-1213.

Full text

Abstract:

Multilevel Inverters offers eminent solutions to high voltage high power applications due to the association of several devices in a series configuration. This is moderate because of getting superior quality voltage waveform when using multilevel inverters as compared to form two-level inverters. Most of the problems raised in this study are the restriction of many switching devices, which can afford high voltage are preferred in the inverter. Here, a novel multilevel inverter topology with no transformers, less number of switching devices and gate drive circuits are proposed. The proposed inverter topologies can valid more voltage levels with favorable advantages such as less number of switching devices and gate driving circuits and also reduce to humble size, agreeable voltage profile. In this paper multilevel converter fed BLDC drive with different voltage levels and simulation analysis is presented. The validity of the proposed three-phase 21-level multilevel inverter fed to BLDC motor drive scheme is verified through Matlab/Simulink Platform.

APA, Harvard, Vancouver, ISO, and other styles

9

Qu, Ke Qing, Qing Quan Niu, Feng Qian, and Jin Bin Zhao. "A SVPWM Method Based on Z-Source Three-Level Inverter." Advanced Materials Research 614-615 (December 2012): 1534–38. http://dx.doi.org/10.4028/www.scientific.net/amr.614-615.1534.

Full text

Abstract:

Compared to the traditional dual Z-source inverter, Z-source inverter with a signal X-shaped LC impedance network has advantages of lower cost and an easier modulating algorithm. Based on the three-level single Z-source inverters, this paper proposed a suitable SVPWM scheme, which include vector region judgment, send order determine, and synthetic time calculation. It is available to achieve inductive voltage boosting by inserting the shoot-through vectors appropriately, while simultaneously provide a good performance on output with a correct volt-second average. The theoretical concepts discussed are verified by simulation results.

APA, Harvard, Vancouver, ISO, and other styles

10

Szular, Zbigniew, Bartosz Rozegnal, and Witold Mazgaj. "A New Soft-Switching Solution in Three-Level Neutral-Point-Clamped Voltage Source Inverters." Energies 14, no. 8 (April 16, 2021): 2247. http://dx.doi.org/10.3390/en14082247.

Full text

Abstract:

This paper presents a new soft-switching solution recommended for three-level neutral-point-clamped inverters. The operation principles of the proposed solution, working stages, selection of elements, and the control algorithm are comprehensively discussed herein. The control method of the inverter main switches is the same as that of the switches of an inverter operating according to the hard-switching technique. The correctness of the proposed solution was confirmed by the results of different tests using a laboratory neutral-point-clamped inverter with rated parameters of 3 kW, 2 × 150 V, 12 A, and 3 kHz. Numerical analyses were performed for the inverter of rated power 1.2 MW. The switching losses of the inverter operating with the proposed solution were compared with those of an inverter with hard-switching method. The proposed soft-switching solution increased the inverter efficiency and its competitiveness in relation to other proposals because there were no connections between switches and capacitors or inductors, which pose a risk of damaging the inverter when disturbances in the control system appear.

APA, Harvard, Vancouver, ISO, and other styles

11

Meraj, Sheikh Tanzim, Nor Zaihar Yahaya, Kamrul Hasan, Molla Shahadat Hossain Lipu, Ammar Masaoud, Sawal Hamid Md Ali, Aini Hussain, Muhammad Murtadha Othman, and Farhan Mumtaz. "Three-Phase Six-Level Multilevel Voltage Source Inverter: Modeling and Experimental Validation." Micromachines 12, no. 9 (September 21, 2021): 1133. http://dx.doi.org/10.3390/mi12091133.

Full text

Abstract:

This research proposes a three-phase six-level multilevel inverter depending on twelve-switch three-phase Bridge and multilevel DC-link. The proposed architecture increases the number of voltage levels with less power components than conventional inverters such as the flying capacitor, cascaded H-bridge, diode-clamped and other recently established multilevel inverter topologies. The multilevel DC-link circuit is constructed by connecting three distinct DC voltage supplies, such as single DC supply, half-bridge and full-bridge cells. The purpose of both full-bridge and half-bridge cells is to provide a variable DC voltage with a common voltage step to the three-phase bridge’s mid-point. A vector modulation technique is also employed to achieve the desired output voltage waveforms. The proposed inverter can operate as a six-level or two-level inverter, depending on the magnitude of the modulation indexes. To guarantee the feasibility of the proposed configuration, the proposed inverter’s prototype is developed, and the experimental results are provided. The proposed inverter showed good performance with high efficiency of 97.59% following the IEEE 1547 standard. The current harmonics of the proposed inverter was also minimized to only 5.8%.

APA, Harvard, Vancouver, ISO, and other styles

12

Kovačević, Haris, Lucijan Korošec, and Miro Milanovič. "Single-Shunt Three-Phase Current Measurement for a Three-Level Inverter Using a Modified Space-Vector Modulation." Electronics 10, no. 14 (July 19, 2021): 1734. http://dx.doi.org/10.3390/electronics10141734.

Full text

Abstract:

This article presents a single-shunt measurement of a three-level inverter using a modified space-vector modulation to reconstruct the three-phase load current. The proposed method was implemented on a digital signal processor (DSP), and the algorithm was verified in the laboratory experiment. Through the work, it was proven that the single-shunt three-phase current measurement could be performed using the space-vector modulation for three-level inverters in an analogous way to ordinary three-phase inverters. Three-phase current reconstruction for ordinary three-phase inverters was performed using the ordinary space-vector modulation with eight vectors, but for three-level inverters, 21 vectors were available. When the inverter was working on the edges between two vectors, the modulation disturbances appeared as current spikes. This problem was solved using the modified SVM performed by shifting the SVM signals. Carefully designed signal shifting (vector injection) demonstrated an excellent reconstruction of the three-phase load currents that were single-shunt measured.

APA, Harvard, Vancouver, ISO, and other styles

13

Wei, Jin Cheng, Ke Huang, Xiao Chu Qiu, and Rong Rong Huang. "A Novel Three-Phase Three-Level Inverter with Asymmetrical Legs." Applied Mechanics and Materials 513-517 (February 2014): 3572–76. http://dx.doi.org/10.4028/www.scientific.net/amm.513-517.3572.

Full text

Abstract:

A novel three-phase three-level inverter circuit with asymmetrical legs is proposed. The new prototype is very effective and efficient for improving the quality of the inverter output voltage. Firstly, the structural parts of the inverter are briefly described, then switching strategy and operational principles of the proposed inverter are explained and operational topologies are given. The proposed topology reduces the number of switches, losses, installation area and converter cost. Finally, the simulation and experimental results are provided to validate the effectiveness and advantages of the proposed configuration.

APA, Harvard, Vancouver, ISO, and other styles

14

Iwaszkiewicz and Mysiak. "Supply System for Three-Level Inverters Using Multi-Pulse Rectifiers with Coupled Reactors." Energies 12, no. 17 (September 2, 2019): 3385. http://dx.doi.org/10.3390/en12173385.

Full text

Abstract:

The paper presents a proposal of the multi-pulse AC/DC converter for providing supply for multilevel inverters and considerably reducing the line current distortion factor. It can be applied as a suitable source of DC voltage and is convenient to supply such inverters that need three or more voltage terminals to supply all sections of the inverter. The converter in question works as a multi-pulse rectifier supplying a three-level NPC (Neutral Point Clamped) inverter. The load introduced by the inverter is simulated as an impedance depended on a selected inverter state. All possible states are determined by using a set of three digits: 0, 1, 2. The sourcing converter is constructed from diode bridge rectifiers connected in parallel as well as the system of magnetically coupled reactors. The reactors are used to shift subsequent line voltages so that they create a multiphase voltage system supplying component rectifiers. The article presents two alternative rectifiers: A 12-pulse diode rectifier using one magnetically coupled reactor unit 3CRλ, and a 24-pulse one using three 3CRλ units. Simulation and experimental tests have been executed and selected results included. Conclusion and discussion are added.

APA, Harvard, Vancouver, ISO, and other styles

15

KJ, Sinu, and G. Ranganathan. "A PV FED Three Phase Switched Z-source Multi Level Inverter for Induction Motor Drives." Indonesian Journal of Electrical Engineering and Computer Science 9, no. 1 (January 1, 2018): 24. http://dx.doi.org/10.11591/ijeecs.v9.i1.pp24-28.

Full text

Abstract:

Generally induction motor drives posses higher harmonic contents in line voltage and current due to high switching frequency used in inverters. Conventional induction motor drives employ two level voltage source inverters which has THD in level of 50%. This paper presents a switched z-source multilevel inverter which has voltage boosting capability and has lesser THD level in comparison with conventional two level voltage source inverters. This drive is fed from a photo voltaic source because of its voltage boosting capability. A single phase five level switched z-source inverter is initially designed and considered as single cell and three such cells are created for powering three phase induction motor. The proposed three cell PV source switched z-source multilevel inverter for three phase induction motor is simulated in MATLAB/Simulink software to verify merits of proposed IM drive

APA, Harvard, Vancouver, ISO, and other styles

16

Kumar Nallamekala, Kiran, K. Venkat Raman, and Md Asif. "Harmonic cancellation in a Multi-level Inverter Configuration Suitable for PV Applications." International Journal of Engineering & Technology 7, no. 4.6 (September 25, 2018): 177. http://dx.doi.org/10.14419/ijet.v7i4.6.20459.

Full text

Abstract:

Multi-level inverters are playing a major role in PV based systems because of numerous advantages like low dv/dt, better harmonic profile so on. But, conventional multi-level inverters consist of some drawbacks like capacitor balancing issues, greater requirement of capacitor banks and clamping diodes. To address these issues, a novel multi-level inverter has been presented in this paper, which can function as a seven-level, five-level and three-level inverter. The inverter circuit utilizes six switching devices and two isolated DC voltage sources. Moreover, when it is operated as a three-level inverter, a unipolar PWM technique is applied to the circuit which shifts all the lower order harmonics to twice of switching frequency whereas in conventional multi-level inverters, all the harmonics of lower order are present around switching frequency. In addition, proposed inverter can operate even if some switching devices of the circuit fails. Also, the behavior of the inverter during the failure of some switching devices and DC source is analyzed. The proposed inverter is simulated in MATLAB/Simulink and the results are also discussed.

APA, Harvard, Vancouver, ISO, and other styles

17

Chao, Kuei-Hsiang, and Chen-Hou Ke. "Fault Diagnosis and Tolerant Control of Three-Level Neutral-Point Clamped Inverters in Motor Drives." Energies 13, no. 23 (November 29, 2020): 6302. http://dx.doi.org/10.3390/en13236302.

Full text

Abstract:

This paper presents an extension theory-based assessment method to perform fault diagnosis for inverters in motor driving systems. First, a three-level neutral-point clamped (NPC) inverter is created using the PSIM software package to simulate faults for any power transistor in the NPC-type inverter. Fast Fourier transformation is used to transform the line current signals in the time domain into a spectrum in the frequency domain for analysis of the corresponding spectrum of features of the inverter for faults with different power transistors. Then, the relationships between fault types and specific spectra are established as characteristics for the extension assessment method, which is then used to create a smart fault diagnosis system for inverters. Fault-tolerant control (FTC) is used here when the rated output of a faulty inverter is decreased in order to maintain balanced output in three phases by changing the framework of the transistor connection. This is performed to reinforce the reliability of the inverter. Finally, by the simulation and experimental results, the feasibility of the proposed smart fault diagnosis system is confirmed. The proposed fault diagnosis method is advantageous due to its minimal use of data and lack of a learning process, which thereby reduces the fault diagnosis time and makes the method easily used in practice. The proposed fault-tolerant control strategy allows both online and smooth switching in the wiring structure of the inverter.

APA, Harvard, Vancouver, ISO, and other styles

18

Galotto Junior, Luigi, Gilberto Shimada Tatibana, João Onofre Pereira Pinto, Ruben Barros Godoy, Faete Jacques Teixeira Filho, and Helder Zandonadi Maia. "Three Level Modified Push-pull Inverter." Eletrônica de Potência 12, no. 3 (November 1, 2007): 261–67. http://dx.doi.org/10.18618/rep.2007.3.261267.

Full text

APA, Harvard, Vancouver, ISO, and other styles

19

Odeh, Charles I., Damian B. Nnadi, and Emeka S. Obe. "Three-phase, Five-level Multi-level Inverter Topology." Electric Power Components and Systems 40, no. 13 (September 2012): 1522–32. http://dx.doi.org/10.1080/15325008.2012.700386.

Full text

APA, Harvard, Vancouver, ISO, and other styles

20

Wu, Zhizhen, Guorong Zhang, Weilun Chen, and Haiyang He. "Interleaved operation of parallel three-level inverter and suppression of circulating current." Journal of Physics: Conference Series 2369, no. 1 (November 1, 2022): 012053. http://dx.doi.org/10.1088/1742-6596/2369/1/012053.

Full text

Abstract:

Circulating current suppression has been a key problem for non-isolated photovoltaic grid-connected parallel inverters, but traditional circulating current suppression method cannot meet the aims of reducing circulating current and output current harmonic at the same time. This paper analyzes the five-level voltage output capability based on the interleaved parallel three-level inverter through the interaction of the two parallel inverters, then proposes the interleaved operation idea based on Model Predictive Control Strategy. Futhermore, based on the basic vector of zero common-mode voltage in this system, this paper proposes a method of suppressing circulating current suitable for interleaved parallel three-level inverters, and derives a detailed modulation implementation process. Simulation shows that while suppressing the circulating current, the proposed method can greatly reduce the harmonic distortion of the parallel output current, which achieves the goals of suppressing the circulating current and reduce output current harmonics simultaneously in the non-isolated parallel photovoltaic inverter.

APA, Harvard, Vancouver, ISO, and other styles

21

Wei, Hong Li, Zheng Chen, and Yong Qing Wei. "Research on SVPWM Control of Three-Level Inverter." Advanced Materials Research 516-517 (May 2012): 1816–21. http://dx.doi.org/10.4028/www.scientific.net/amr.516-517.1816.

Full text

Abstract:

Three-level inverter SVPWM control process and algorithm are detailed analysis in this article, and put forward a new algorithm to reduce the amount of computation, establishment of three-level inverter simulation model, through analysis, validation the based of SVPWM control of three level inverter can overcome many disadvantages of the traditional two level inverter in high power transform, has extensive practical value.

APA, Harvard, Vancouver, ISO, and other styles

22

Ma, Wen Zhong, Jin Yan Sun, Hong Mei Zhang, De Bao Tian, and Hong Fei Pang. "Research on the Fault-Tolerant Control Algorithm of SVPWM for NPC Three-Level Inverters." Advanced Materials Research 433-440 (January 2012): 4220–28. http://dx.doi.org/10.4028/www.scientific.net/amr.433-440.4220.

Full text

Abstract:

This paper mainly introduces fault-tolerant technology of three-level NPC inverters. For the three-level inverter topology and control characteristics, we use space vector (SVPWM) algorithm for modulation. when a short circuit fault in the inverter device,we use redundant space voltage vectors, and get control algorithm of redundant. Using MATLAB/Simulink software, a simulation model is analyzed, and the results demonstrate the feasibility of the method.

APA, Harvard, Vancouver, ISO, and other styles

23

Et.al, Anshu Sharma. "Designing of Three Level 3 Phase Inverter Using Improved SPWM Modulation for different Loads." Turkish Journal of Computer and Mathematics Education (TURCOMAT) 12, no. 3 (April 10, 2021): 4513–20. http://dx.doi.org/10.17762/turcomat.v12i3.1840.

Full text

Abstract:

Many high voltage applications require three-phase inverters. The major challenge in inverter designing is the mitigation of harmonic distortion (HD) to achieve better inverting performance. Usually, sinusoidal pulse width modulation (SPWM) is widely used to trigger the inverting switches for controlling the total HD performance in the inverter. To provide the option of multiple operating ranges the multilevel inverters are designed for higher voltage operations. This paper contributes in two passes, first, an improved SPWM modulation is generated for designing the three levels inverter. Then in the second pass, the performance of the THD is evaluated under the different load conditions using V-I measurement. THD is present in the system due to the use of switches. Therefore, this paper has evaluated the performance of the proposed improved SPWM based multilevel inverter for analysis. In order to improve the performance, the modulation index of the SPWM block is varied. The performance of the component report is also presented in the short..the output waveform of the line current and the voltage are compared; The FFT analysis is done to evaluate the comparison of THD performance. It is concluded that improving the SPWM performance and the lording conditions may improve the THD performance also.

APA, Harvard, Vancouver, ISO, and other styles

24

Zhang, Yu, Yong Zhang, and Yongming Zhang. "Implementation of Automatic DSP Code Generation Based on Closed-loop Algorithm for Three-level Inverters." Journal of Physics: Conference Series 2503, no. 1 (May 1, 2023): 012100. http://dx.doi.org/10.1088/1742-6596/2503/1/012100.

Full text

Abstract:

Abstract Wind energy has the advantages of wide distribution, renewable, and non-polluting, so it is receiving more and more attention from more and more countries. As more and more wind power systems are integrated into the grid, it has an impact on the stability of the grid. To keep the power system stable, there is an urgent need for a grid simulator that can simulate various behaviors of the grid and test the reliability of the wind turbine before grid integration. Inverters, especially multilevel inverters, as the core part of the grid simulator, have been widely studied by scholars in recent years. However, compared to conventional inverters, multilevel inverters are characterized by high code development effort, great difficulty, and a long development period. In this paper, we adopt an automatic DSP code generation method with MATLAB hardware support package and give a complete system design method and development flow based on MATLAB and TMSF28335 automatic code generation. Finally, we take the closed-loop three-level MMC inverter as an example, propose an equalization algorithm suitable for automatic code generation for the capacitor-voltage balancing part, and verify the feasibility of the DSP automatic code generation in a multilevel inverter development. The feasibility of DSP automatic code generation in the development of a multilevel inverter is verified. The experimental results show that the proposed equalization algorithm with variable reference coefficient and DSP automatic code generation method can be used in the development of a multilevel inverter, which can improve development efficiency and reduce development costs.

APA, Harvard, Vancouver, ISO, and other styles

25

Abdelsalam, Asmaa A., Mohamed Adel Esmaeel, and Salama Abo Zaid. "Two-level inverter and three-level neutral point diode clamped inverter for traction applications: a comparative analysis study." International Journal of Power Electronics and Drive Systems (IJPEDS) 12, no. 3 (September 1, 2021): 1609. http://dx.doi.org/10.11591/ijpeds.v12.i3.pp1609-1619.

Full text

Abstract:

This paper presents an analytical comparison between two-level inverter and three-level neutral point diode clamped inverters for electric vehicle traction purposes. The main objective of the research is to declare the main differences in the performance of the two inverter schemes in terms of the switching and conduction losses over an entire domain of the modulation index and the phase angle distribution, steady-state operation, transient operation at a wide range of speed variation, and the total harmonic distortion THD% of the line voltage output waveform. It also declares the analysis of the three-level neutral point diode clamped inverter (NPCI) obstacle and the unbalance of the DC-link capacitor voltages. The introduced scheme presents an Induction Motor (IM) drive for electric vehicle (EV) applications. Considering the dynamic operation of the EV, the speed of the three-phase induction motor is controlled using a scalar V/Hz control for the full range of the IM power factor (PF). A comprehensive MATLAB/Simulink model for the proposed scheme is established.

APA, Harvard, Vancouver, ISO, and other styles

26

Chao, Kuei-Hsiang, Long-Yi Chang, and Chien-Chun Hung. "Fault Diagnosis and Tolerant Control for Three-Level T-Type Inverters." Electronics 11, no. 16 (August 10, 2022): 2496. http://dx.doi.org/10.3390/electronics11162496.

Full text

Abstract:

This paper proposes a fault diagnosis system for inverters based on a cerebellar model articulation controller (CMAC). First, a three-level T-type inverter was implemented and used to create a three-level T-type inverter test environment for measuring the output voltage waveforms of faulty power transistors on the main inverter circuit under different output frequencies. The measured waveforms were processed using a fast Fourier transform (FFT) algorithm to create frequency spectrum diagrams and extract the characteristic spectra of corresponding faulty switches. Then, the associations of the spectra were determined and applied as training data for the CMAC to detect the positions of the faulty power transistors. The test results demonstrated that the proposed induction motor fault diagnosis system is capable of fast algorithm, requires less data to train, and has excellent accuracy of identification, with an error margin of ±5%. The detection results were then processed using a fault-tolerant controller (FTC) to enhance the reliability of the proposed system. Finally, some simulations and experimental results were conducted and analyzed to validate the feasibility of the proposed FTC system.

APA, Harvard, Vancouver, ISO, and other styles

27

Almatani, Nawaf O., Abdullah Ali Alhussainy, Sultan Alghamdi, Hossam Kotb, Kareem M. AboRas, Mahendiran Vellingiri, and Muhyaddin Rawa. "Assessment of a High-Order Stationary Frame Controller for Two-Level and Three-Level NPC Grid-Connected Inverters." Energies 15, no. 24 (December 8, 2022): 9313. http://dx.doi.org/10.3390/en15249313.

Full text

Abstract:

Most grid-connected DC/AC inverters use traditional proportional–integral (PI) controllers in a synchronous frame. In addition to poor disturbance rejection capabilities, these PI controllers also exhibit steady-state errors for sinusoidal reference signals. To address these drawbacks, this article investigates the use of a high-order controller in the stationary frame and then compares it with the standard PI controller. The effectiveness of the high-order controller in the stationary frame has been examined by providing an infinite gain at a resonance frequency. In this work, the design of high-order and PI controllers and tuning instructions are given. Furthermore, both high-order and PI current-controlled two-level and three-level neutral point clamped (NPC) inverters are compared. Various operational conditions are used for the comparison. The high-order controller reduced the total harmonic distortion (THD) of the injected current by 1.15% for the two-level inverter in normal conditions as compared to the PI controller and 0.9% for the three-level NPC inverters. Furthermore, it reduced the THD in balanced abnormal conditions by 0.5% for the two-level inverter and 0.18% for the three-level NPC inverters. However, the dq controller has a lower THD during unbalance and short circuit conditions.

APA, Harvard, Vancouver, ISO, and other styles

28

Chaturvedi, Pradyumn, Shailendra Jain, and Pramod Agarwal. "Carrier-Based Common Mode Voltage Control Techniques in Three-Level Diode-Clamped Inverter." Advances in Power Electronics 2012 (September 19, 2012): 1–12. http://dx.doi.org/10.1155/2012/327157.

Full text

Abstract:

Switching converters are used in electric drive applications to produce variable voltage, variable frequency supply which generates harmful large dv/dt and high-frequency common mode voltages (CMV). Multilevel inverters generate lower CMV as compared to conventional two-level inverters. This paper presents simple carrier-based technique to control the common mode voltages in multilevel inverters using different structures of sine-triangle comparison method such as phase disposition (PD), phase opposition disposition (POD) by adding common mode voltage offset signal to actual reference voltage signal. This paper also presented the method to optimize the magnitude of this offset signal to reduce CMV and total harmonic distortion in inverter output voltage. The presented techniques give comparable performance as obtained in complex space vector-based control strategy, in terms of number of commutations, magnitude, and rate of change of CMV and harmonic profile of inverter output voltage. Simulation and experimental results presented confirm the effectiveness of the proposed techniques to control the common mode voltages.

APA, Harvard, Vancouver, ISO, and other styles

29

Stepenko, Serhii, Oleksandr Husev, Dmitri Vinnikov, Carlos Roncero-Clemente, Sergio Pires Pimentel, and Elena Santasheva. "Experimental Comparison of Two-Level Full-SiC and Three-Level Si–SiC Quasi-Z-Source Inverters for PV Applications." Energies 12, no. 13 (June 28, 2019): 2509. http://dx.doi.org/10.3390/en12132509.

Full text

Abstract:

The paper presents a comparative study of two solar string inverters based on the Quasi-Z-Source (QZS) network. The first solution comprises a full-SiC two-level QZS inverter, while the second design was built based on a three-level neutral-point-clamped QZS inverter with Silicon based Metal–Oxide–Semiconductor Field-Effect Transistors (Si MOSFETs). Several criteria were taken into consideration: the size of passive elements, thermal design and size of heatsinks, voltage stress across semiconductors, and efficiency investigation. The Photovoltaic (PV)-string rated at 1.8 kW power was selected as a case study system. The advantages and drawbacks of both solutions are presented along with conclusions.

APA, Harvard, Vancouver, ISO, and other styles

30

Li, Fang Yuan. "Adopting Three-Level Inverter to Solve the Bearing Fault of Roll Forming." Advanced Materials Research 328-330 (September 2011): 2125–28. http://dx.doi.org/10.4028/www.scientific.net/amr.328-330.2125.

Full text

Abstract:

During the roll forming factory, the front bearing of AC motor was always malfunction. The problem was that there was large axial vibration and the deterioration was in the trend of rapid development. In order to make early preparations for repairs and maintenance to determine the basis for decision-making, the motor bearings were under monitoring when running. In AC drive systems, bearings are more likely to be damaged from the highly accelerated/decelerated operation and the effects of electrical discharge machining resulting from high dv/dt, which are introduced by PWM input voltage. Multi-level inverters offer better sinusoidal voltage waveform than 2-level inverters due the fact that output voltage can be formed using more than two voltage level. This causes the THD to be lower. Switching losses are reduced because switching frequency can be lower than in 2-level inverter. According the testing data analysis, bearing had been replaced with 3-level AC inverter and maintenance of the response had been decided.

APA, Harvard, Vancouver, ISO, and other styles

31

Ahn, Kangsoon, Yongseung Oh, Wonseok Oh, and Kyumin Cho. "Independent Upper- and Lower-Arm Switching Scheme Based on Reference Current Polarity for Three-Level NPC Inverters." Energies 14, no. 17 (September 4, 2021): 5535. http://dx.doi.org/10.3390/en14175535.

Full text

Abstract:

This study presents a novel switching scheme for three-level neutral point clamped (NPC) inverters. The proposed switching method independently drives the upper- and lower-arm elements of the inverter based on the polarity information of the reference current. The proposed switching scheme does not require the inclusion of dead-time for each switching, except when the current polarity changes. Therefore, unlike the conventional inverter switching method, dead-time compensation is not needed, and the possibility of an arm-short accident is prevented. In this study, a switching procedure is detailed, and the operation mode analysis of the proposed switching scheme is presented. The effectiveness of the proposed switching method is verified experimentally by application to a grid-connected inverter that requires inverter current control.

APA, Harvard, Vancouver, ISO, and other styles

32

Ahmad, Marwan E., Ali H. Numan, and Dhari Y. Mahmood. "Enhancing performance of grid-connected photovoltaic systems based on three-phase five-level cascaded inverter." International Journal of Power Electronics and Drive Systems (IJPEDS) 12, no. 4 (December 1, 2021): 2295. http://dx.doi.org/10.11591/ijpeds.v12.i4.pp2295-2304.

Full text

Abstract:

Multilevel inverters play an important role in power converters due to their good advantages. The cascaded H-bridge inverter is one of the most prominent and most suitable multilevel inverters in PV systems. Each H-bridge has a separate photovoltaic (PV) array as an independent direct current (DC) source. This paper introduces a three-phase cascaded H-bridge inverter with five levels connected to the grid to improve the performance and efficiency of the photovoltaic system. In the proposed system, each PV group has MPPT to extract the maximum power point from the PV group at certain irradiation and temperature and also to mitigate the mismatch that causes in the imbalance transmitted power from inverter to the main grid. The proposed control scheme with modulation compensation was used, and the system was simulated in MATLAB/Simulink with two different scenarios. The simulation results demonstrate the effectiveness of the proposed connection in minimizing the total harmonic distortion (THD) to acceptable limit, low overshoot, and fast-tracking to the desired value.

APA, Harvard, Vancouver, ISO, and other styles

33

Sekaran, E. Chandra, P. Anbalagan, and S. Elango. "Performance Analysis of Three Level Diode Clamped Inverter with Two Level Voltage Source Inverter." i-manager's Journal on Electrical Engineering 2, no. 3 (March 15, 2009): 26–35. http://dx.doi.org/10.26634/jee.2.3.255.

Full text

APA, Harvard, Vancouver, ISO, and other styles

34

Janiga, Srinivas Rao, and Suresh Kumar Tummala. "7-Level Semi Cross Switched Multilevel Inverter Fed Induction Motor Drive." E3S Web of Conferences 184 (2020): 01075. http://dx.doi.org/10.1051/e3sconf/202018401075.

Full text

Abstract:

Multilevel inverters have more prominent features than 2-level inverter due to various advantages like voltage quality, low EMI etc. The semi cross switched multilevel converter topology need less number of semiconductor switches compared to cascaded H-bridge multilevel inverter, and can be implemented to any number of voltage levels. The operating modes of 7-level semi cross switched multi level inverter are discussed. Three phase seven level inverter fed induction motor is implemented in MATLAB/SIMULINK.

APA, Harvard, Vancouver, ISO, and other styles

35

Ammari, Sakina, Aziza Benaboud, and Mohamed Talea. "PI-based PLL and 24-sector control of a 3P-3L-NPC inverter for grid-tied PV system synchronization." International Journal of Applied Power Engineering (IJAPE) 11, no. 3 (September 1, 2022): 179. http://dx.doi.org/10.11591/ijape.v11.i3.pp179-185.

Full text

Abstract:

This article addresses one of the most serious issues in electricity: frequency and voltage anomalies. Actually, because renewable energy production is intermittent, the frequency and voltage of electricity produced are unstable and dependent on weather conditions. This issue causes industrial processes to fail, affecting the quality of the electrical supply and having a massive economic impact. Power electronics inverters are designed to compensate for system fluctuations in solar power generation. However, measurement noise in the grid voltage desynchronizes the inverter and network signals. The authors propose using a phase-locked loop technique based on inverter period control and a network voltage observer to achieve such synchronization of grid-connected photovoltaic (PV) systems. In this work, the grid integration of the PV system is carried out through a three-phase three-level neutral point clamped inverter due to better current quality with fewer harmonics and lower stress voltage of the inverter's components when compared to two-level voltage source inverters. The method is successfully applied in a simulated case study and experimental results validate it.

APA, Harvard, Vancouver, ISO, and other styles

36

Fu, Guangjie, and Xinpeng Li. "Research on neutral-point potential control of a three-level inverter." Indonesian Journal of Electrical Engineering and Computer Science 14, no. 1 (April 1, 2019): 20. http://dx.doi.org/10.11591/ijeecs.v14.i1.pp20-28.

Full text

Abstract:

Diode-clamped three-level inverters have been widely used in high voltage and high power fields because of their unique advantages. Nowadays, diode-clamped three-level inverters have become a research hotspot. In order to reduce the content of energy harmonics injected into the power grid by the inverter system, the neutral point potential needs to be controlled. This paper proposes a control method based on a proportional controller. The voltage sector was redefined and the design of the proportional controller was completed. In combination with the introduction of a new PWM technology, a smooth control of the midpoint potential was achieved. The effectiveness of the method is verified by simulation in MATLAB

APA, Harvard, Vancouver, ISO, and other styles

37

Susheela, N., and P. Satish Kumar. "Multicarrier SPWM Control Techniques for Three Phase Eleven Level Diode Clamped Multilevel Inverter and Hybrid Inverter with Reduced Number of Components." International Journal of Applied Power Engineering (IJAPE) 7, no. 3 (December 1, 2018): 251. http://dx.doi.org/10.11591/ijape.v7.i3.pp251-263.

Full text

Abstract:

A comparative analysis of three phase eleven level diode clamped multilevel inverter (DCMLI) and hybrid inverter is performed in this paper in which the later requires fewer carrier signals, less number of devices and gate drive circuits. The performance is evaluated using phase disposition (PD), alternate phase opposition disposition (APOD) and carrier overlapping (CO) sinusoidal pulse width modulation (SPWM) methods. The hybrid multilevel inverter has superior features over diode clamped multilevel inverters and is more efficient since the positive levels of the inverter that are generated by high frequency switches (level generation part), are reversed by low frequency switches (polarity generation part) when the voltage polarity is required to be changed for negative polarity. Therefore, the overall cost and complexity of the hybrid inverter are greatly reduced particularly for higher inverter output voltage levels. Simulation is performed for three phase eleven level diode clamped multilevel inverter and hybrid multilevel inverter using MATLAB/Simulink for induction motor load and the total harmonic distortion is evaluated at different load torques.

APA, Harvard, Vancouver, ISO, and other styles

38

G, Sudhakar. "Design of Nine Level Inverter Topology for Three Phase Induction Motor Drives." Bonfring International Journal of Power Systems and Integrated Circuits 4, no. 1 (February 12, 2014): 14–17. http://dx.doi.org/10.9756/bijpsic.10286.

Full text

APA, Harvard, Vancouver, ISO, and other styles

39

Mahrous, E. A., N. A. Rahim, and W. P. Hew. "Three-phase three-level voltage source inverter with low switching frequency based on the two-level inverter topology." IET Electric Power Applications 1, no. 4 (2007): 637. http://dx.doi.org/10.1049/iet-epa:20060280.

Full text

APA, Harvard, Vancouver, ISO, and other styles

40

Susheela, Nunsavath, and Satish Kumar. "Performance Analysis of FPGA based Diode Clamped Multilevel Inverter Fed Induction Motor Drive using Phase Opposition Disposition Multicarrier Based Modulation Strategy." International Journal of Power Electronics and Drive Systems (IJPEDS) 8, no. 4 (December 1, 2017): 1512. http://dx.doi.org/10.11591/ijpeds.v8.i4.pp1512-1523.

Full text

Abstract:

Multilevel inverters (MLI) are becoming more popular over the years for medium and high power applications because of its significant merits over two level inverters. This paper presents an implementation of multicarrier based sinusoidal pulse width modulation technique for three phase seven level diode clamped multilevel inverter. This topology is operated under phase opposition disposition pulse width modulation technique. The performance of three phase seven level diode clamped inverter is analyzed for induction motor (IM) load. Simulation is performed using MATLAB/SIMULINK. Experimental results are presented to validate the effectiveness of the operation of the diode clamped multilevel inverter using field programmable gate array.

APA, Harvard, Vancouver, ISO, and other styles

41

Kim, Hyeon-Sik, Yong-Cheol Kwon, Seung-Jun Chee, and Seung-Ki Sul. "Analysis and Compensation of Inverter Nonlinearity for Three-Level T-Type Inverters." IEEE Transactions on Power Electronics 32, no. 6 (June 2017): 4970–80. http://dx.doi.org/10.1109/tpel.2016.2607226.

Full text

APA, Harvard, Vancouver, ISO, and other styles

42

Rezini, Saliha, and Zin-Eddine Azzouz. "Contribution of Multilevel Inverters in Improving Electrical Energy Quality: Study and Analysis." European Journal of Electrical Engineering 23, no. 3 (June 21, 2021): 255–63. http://dx.doi.org/10.18280/ejee.230310.

Full text

Abstract:

The work proposed in this paper concerns the study of harmonic pollution generated by static converters, particularly inverters, which largely contributes to the degradation of the supplied electrical energy quality. So, we studied in first the EMC of the conventional two-level inverter to highlight the harmful pollution of this kind of converter. We then looked at multi-level inverters to characterize their degree of pollution according to their number of levels in order to propose practical solutions for industrial applications. Thus, we considered three structures of multi-level inverters namely: a diode clamped inverter, a flying capacitor clamped inverter and a cascaded h-bridge inverter. At the end of this study, we retain that these three structures make it possible to obtain a waveform of the output voltage close to the sinusoidal form. The results of simulation obtained and compared to the STD international standard templates, also allowed us to conclude that among the three structures studied the cascaded h-bridge inverter is the most interesting from the electrical energy quality point of view. In addition, this converter has the advantage of owning a reduced number of switches which results in a weight and a cost, better than those of the other two studied inverters.

APA, Harvard, Vancouver, ISO, and other styles

43

Lyu, Mingzhe, Chenxi Man, and Tinglian Zhou. "Mid-point potential balancing in three-level inverters." Journal of Physics: Conference Series 2479, no. 1 (April 1, 2023): 012023. http://dx.doi.org/10.1088/1742-6596/2479/1/012023.

Full text

Abstract:

Abstract Three-level inverters are among the best options for high voltage and high-power applications because of their high capacity, high rated voltage, low harmonic content of the output current, and minimal switching losses. However, the issue with mid-point voltage balancing is an inherent drawback of three-level inverters. The unbalanced mid-point voltage of a three-level inverter leads to low harmonics in the output voltage, causing voltage distortion and seriously reducing the power quality. The unbalanced mid-point voltage also puts more voltage strain on the DC bus side and power switching tubes. As a result, this paper analyzes the remedies for NPC-type three-level inverters’ fluctuating neutral potential and offers hardware and software solutions to regulate the potential neutral balance. It outlines the two primary mid-point potential control strategies depending on the SVPWM and SPWM strategies, provides a detailed study of the software approach, and briefly examines the DMWPWM strategy’s best solution. There are several potential applications for the mid-point potential balancing control method. It may significantly enhance the power quality of rectifiers and inverters and has considerable advantages for real-world uses like solar and wind energy production.

APA, Harvard, Vancouver, ISO, and other styles

44

He, Haiyang, Guorong Zhang, Weilun Chen, and Zhizhen Wu. "A novel space vector modulation strategy for legs parallel three-level inverters to reduce common-mode voltage." Journal of Physics: Conference Series 2369, no. 1 (November 1, 2022): 012054. http://dx.doi.org/10.1088/1742-6596/2369/1/012054.

Full text

Abstract:

In order to increase the converter’s rated power, the parallel connection of legs between inverters has been an effective way. The common-mode voltage is one of the main problems of this inverter. Based on the special connection mode of legs parallel inverter, the output voltage can be regarded as the output of a five-level inverter. Therefore, this paper proposes a space vector modulation based on the virtual five-level to suppress common-mode voltage. The traditional SVPWM algorithm contains a lot of trigonometric function calculation, which slows down the response speed of the system. This paper proposes a novel coordinate system division method, which avoids trigonometric function calculation and reduces the amount of calculation. The effectiveness of this method is verified by Matlab / Simulink simulation.

APA, Harvard, Vancouver, ISO, and other styles

45

Hadj Benali, Farouk, and Fouad Azzouz. "Comparison of Flying Capacitor Fifteen Level Inverter and Thirty Three Level Inverter PWM Control Strategies." Indonesian Journal of Electrical Engineering and Computer Science 6, no. 2 (May 1, 2017): 368. http://dx.doi.org/10.11591/ijeecs.v6.i2.pp368-378.

Full text

Abstract:

In the paper two PWM control strategies of multilevel flying capacitor inverter is proposed. The study starts with a presentation of the Flying capacitor inverter and the two PWM control strategies (SPWM and Suboptimal PWM). Than a section which presents a brief recall of the triangular multicarrier PWM and the sinusoidal multicarrier PWM. A comparison between the two PWM control strategies based on the simulation results is made. The subjects of comparison are the root mean square rms of the output voltage and the total harmonic distortion THD. The obtained results have proved that the Suboptimal PWM is better than the SPWM. Simulations are carried out by PSIM program.

APA, Harvard, Vancouver, ISO, and other styles

46

Beniak, Ryszard, Krzysztof Górecki, and Krzysztof Rogowski. "Real-Time Switching Number Reduction SVM for a Two-Phase Motor Powered by Three-Level NPC Inverter." Energies 16, no. 2 (January 9, 2023): 749. http://dx.doi.org/10.3390/en16020749.

Full text

Abstract:

A three-level neutral point clamped inverter with three phase legs is often used to power three-phase electrical motors. This type of multilevel inverter has its advantages over two-level inverters. The main advantages are lower harmonic distortion and less stress on motor windings. This three-level inverter can be also used as a power source for a two-phase induction motor. A one-phase induction motor with a starting capacitor and auxiliary windings is in fact a two-phase induction motor. In this article, we show that the switching number reduction method, previously presented for use with three-phase induction motors, can be used with two-phase motors as well, after some crucial modifications. The reduction of switching decreases the switching losses. The switching number reduction is obtained with modified space vector modulation using redundant voltage vectors. The method was simulated and then implemented on a prototype 3L-NPC inverter powering a one-phase induction motor with auxiliary windings. A switching number reduction of about 19% to 29% was obtained, depending on modulation parameters.

APA, Harvard, Vancouver, ISO, and other styles

47

Rana, Ronak A., Sujal A. Patel, Anand Muthusamy, Chee woo Lee, and Hee-Je Kim. "Review of Multilevel Voltage Source Inverter Topologies and Analysis of Harmonics Distortions in FC-MLI." Electronics 8, no. 11 (November 11, 2019): 1329. http://dx.doi.org/10.3390/electronics8111329.

Full text

Abstract:

We review the most common topology of multi-level inverters. As is known, the conventional inverters are utilized to create an alternating current (AC) source from a direct current (DC) source. The two-level inverter provides various output voltages [(Vdc/2) and (−Vdc/2)] of the load. It is a successive method, but it makes the harmonic distortion of the output side, Electromagnetic interference (EMI), and high dv/dt. We solve this problem by constructing the sinusoidal voltage waveform. This is achieved by a “multilevel inverter” (MLI). The multilevel inverter creates the output voltage with multiple DC voltages as inputs. Many voltage levels are combined to produce a smoother waveform. During the last decade, the multilevel inverter has become very popular in medium and high-power applications with some advantages, such as the reduced power dissipation of switching elements, low harmonics, and low EMIs. We introduce the information about several multilevel inverters such as the diode-clamped multilevel inverter (DC-MLI), cascaded H-bridge multilevel inverter (CHB-MLI), and flying-capacitor multilevel inverter (FC-MLI) with Power systems CAD (PSCAD) simulation. It is shown that THD is 28.88% in three level FC-MLI while THD is 18.56% in five level topology. Therefore, we can decrease the total harmonic distortion adopting the higher-level topology.

APA, Harvard, Vancouver, ISO, and other styles

48

Nagaraju, G. V. V., and G. Sambasiva Rao. "Three-phase five-level CHB inverter fed induction motor for renewable applications." International Journal of Power Electronics and Drive Systems (IJPEDS) 11, no. 3 (September 1, 2020): 1145. http://dx.doi.org/10.11591/ijpeds.v11.i3.pp1145-1152.

Full text

Abstract:

This paper presents the three-phase CHB inverter fed induction motor suitable for renewable energy source applications. Normally, all present existing multilevel inverters produce multilevel output, but the number of components required is more, bulk in size, more in cost. Which are more burdens to small capacity renewable sources. These challenges are eliminated in CHB inverter. This CHB mainly consisting of one DC source, one capacitor and eight switches in each phase. To generate a five-level output in phase to ground voltage, it is required to maintain the capacitor voltage (V2) at fifty percent of the DC source voltage (V1). This capacitor voltage is regulated by a sensor less voltage regulating technique. The sensor less voltage regulation works without any sensor devices. We can implement this technique with very less cost compared to other techniques. The sensor less voltage regulation is realized by level-shifted sinusoidal pulse width modulation. The simulation results show a very good dynamic performance. Controller maintains the capacitor voltage at fifty percent of the source voltage irrespective of main source voltage changes and load changes. Inverter generates a five-level wave at the output from line to ground and seven-level wave from line to line with fewer Harmonic. It is implemented in matlab/simulink and showing good dynamic performance.

APA, Harvard, Vancouver, ISO, and other styles

49

Abdullah, Rosmadi, Nasrudin Abd Rahim, Siti Rohani Sheikh Raihan, and Abu Zaharin Ahmad. "Five-Level Diode-Clamped Inverter With Three-Level Boost Converter." IEEE Transactions on Industrial Electronics 61, no. 10 (October 2014): 5155–63. http://dx.doi.org/10.1109/tie.2013.2297315.

Full text

APA, Harvard, Vancouver, ISO, and other styles

50

Jayakumar, Vinoth, and Bharatiraja C. "Model Predictive Control of PMSM Motor Drive for Electric Vehicle Applications with Space Vector Modulation." ECS Transactions 107, no. 1 (April 24, 2022): 14465–72. http://dx.doi.org/10.1149/10701.14465ecst.

Full text

Abstract:

The Multi-Level Inverters (MLI) are most predominantly used in industrial applications as they reduce dv/dt ratio, switching stress of the power semiconductor switches, etc. The industries are slowly shifting from three phase inverters to five phase inverters as they produce lower current per phase, less switching losses, low Common Mode Voltage (CMV), etc. The Space Vector Modulation (SVM) is one of the controlling techniques for driving the inverters which reduces the Total Harmonic Distortion (THD) and improves the dc link balancing. The switching vectors available for five phase Three Level (3L) Neutral Point Clamped (NPC) Inverter is 243 vectors, out of which 51 vectors are selected that produce zero CMV. The controlling of the inverter is done by Model Predictive Control (MPC) Technique in which the error is reduced. The performance of the inverter is evaluated through MATLAB Simulink.

APA, Harvard, Vancouver, ISO, and other styles

Journal articles on the topic 'Three-level inverter'

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles