To see the other types of publications on this topic, follow the link: Transistor scaling.
Journal articles on the topic 'Transistor scaling'
Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles
Consult the top 50 journal articles for your research on the topic 'Transistor scaling.'
Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.
You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.
Browse journal articles on a wide variety of disciplines and organise your bibliography correctly.
1
Ahmed Mohammede, Arsen, Zaidoon Khalaf Mahmood, and Hüseyin Demirel. "Study of finfet transistor: critical and literature review in finfet transistor in the active filter." 3C TIC: Cuadernos de desarrollo aplicados a las TIC 12, no. 1 (2023): 65–81. http://dx.doi.org/10.17993/3ctic.2023.121.65-81.
Full textAbstract:
For several decades, the development of metal-oxide-semiconductor field-effect transistors have made available to us better circuit time and efficiency per function with each successive generation of CMOS technology. However, basic product and manufacturing technology limitations will make continuing transistor scaling difficult in the sub-32 nm zone. Field impact transistors with fins were developed. offered as a viable solution to the scalability difficulties. Fin field effect transistors can be made in the same way as regular CMOS transistors, allowing for a quick transition to production. The use of inserted-oxide FinFET technology was presented as a solution to continue transistor scaling. Due to gate fringing electric fields through the added oxide (SiO2) layers, the electromagnetic integrity of an iFinFET is superior to that of a FinFET. We discovered that the proposed mobility model functions admirably and that the Joule effect mostly influences the drain current and the heat source. The major goal of this work is to compare the performance characteristics of combinational logic using CMOS and FinFET technology. The inverting gate is modelled in HSPICE simulation on a 32nm transistor size utilising CMOS and FinFET structures, and respective performances, such as energy consumed, are examined.
2
Endo, Kazuhiko. "(Invited) Technology Scaling from Bulk to Fin and Nano-Sheet Transistors." ECS Meeting Abstracts MA2023-02, no. 30 (2023): 1519. http://dx.doi.org/10.1149/ma2023-02301519mtgabs.
Full textAbstract:
In recent years, scaling of semiconductor device has progressed, leading to the development of advanced semiconductor devices with code names of below 10-nm. Various new materials and technologies have been introduced to accompany the miniaturization of semiconductor devices. First, the resistivity of aluminum became higher due to miniaturization, and aluminum was replaced by copper as the wiring metal. Then, to increase the gate capacitance of MOS field-effect transistors, the thickness of the gate insulating film (SiO2) was reduced to the limit, and as a result, gate leakage current could no longer be suppressed, which led to the introduction of a high-k gate insulating films (HfO2). The next bottleneck in miniaturization was the suppression of short channel effects. As the gate length became smaller, the gate electrode's control over the channel decreased, resulting in the generation of a small amount of leakage current even when the transistor is turned off, and the threshold voltage also fluctuated as the gate length became shorter, which interfered with circuit operation. To suppress the short-channel effect, the conventional bulk transistor was replaced around 2011 by a transistor with an upright channel, called a fin transistor. The purpose of this is to increase the gate's dominance over the channel, suppress leakage current, and prevent the short-channel effect by having multiple opposing gate electrodes for the raised channel. However, since the channel width of a fin transistor corresponds to the sidewall height, a fin with a high height must be formed to increase the channel width and gain total current density, which has been a problem in terms of processing technology. In addition, in order to increase the current, a layout configuration with multiple fins formed horizontally had to be adopted, which increased the area of the chip, thereby hindering the integration of the chip. This leads to an increase in the area of the chip, which in turn hinders high integration of the chip. The nanosheet transistor is a new transistor structure in which multiple 10-nm-thick "nanosheets" of silicon are stacked in the height direction to form the transistor channel. Another major feature of this nanosheet transistor is the use of a gate all-around structure, which is a further development of the gate structure of the double gate type. As a result, this structure is the most effective in suppressing short channels. Furthermore, by stacking nanosheets vertically, it is possible to increase the current density per unit area without increasing the chip area. As a further evolution of the nanosheet transistor, a complementary FET (CFET) structure is currently being considered, in which pMOS and nMOS are stacked vertically to realize a CMOS circuit in the vertical direction. So far, CFETs with pn stacked in silicon and attempts to form CFETs by laminating silicon and germanium together have been presented. In Japan, research and mass production of this nanosheet type transistor has recently been planned, overtaking mass production of fin transistors.
3
Datta, Suman, Wriddhi Chakraborty, and Marko Radosavljevic. "Toward attojoule switching energy in logic transistors." Science 378, no. 6621 (2022): 733–40. http://dx.doi.org/10.1126/science.ade7656.
Full textAbstract:
Advances in the theory of semiconductors in the 1930s in addition to the purification of germanium and silicon crystals in the 1940s enabled the point-contact junction transistor in 1947 and initiated the era of semiconductor electronics. Gordon Moore postulated 18 years later that the number of components in an integrated circuit would double every 1 to 2 years with associated reductions in cost per transistor. Transistor density doubling through scaling—the decrease of component sizes—with each new process node continues today, albeit at a slower pace compared with historical rates of scaling. Transistor scaling has resulted in exponential gain in performance and energy efficiency of integrated circuits, which transformed computing from mainframes to personal computers and from mobile computing to cloud computing. Innovations in new materials, transistor structures, and lithographic technologies will enable further scaling. Monolithic 3D integration, design technology co-optimization, alternative switching mechanisms, and cryogenic operation could enable further transistor scaling and improved energy efficiency in the foreseeable future.
4
SARKOZY, S., X. MEI, W. YOSHIDA, et al. "AMPLIFIER GAIN PER STAGE UP TO 0.5 THz USING 35 NM InP HEMT TRANSISTORS." International Journal of High Speed Electronics and Systems 20, no. 03 (2011): 399–404. http://dx.doi.org/10.1142/s0129156411006684.
Full textAbstract:
Pivotal in the design of circuits is the ability to efficiently translate available transistor gain to high gain per stage. Remarkably, for 35-nm InP HEMT transistors, the efficiency of this translation remains high even up to ~0.5 THz. The ever shrinking wavelength correlated with higher frequencies necessitates a scaling of not only the device layout, but also of the passive elements and wafer thickness. Furthermore, to avoid distributed effects, the length of transistor gate fingers must be reduced.
5
Reid, Dave, Campbell Millar, Scott Roy, et al. "Enabling cutting-edge semiconductor simulation through grid technology." Philosophical Transactions of the Royal Society A: Mathematical, Physical and Engineering Sciences 367, no. 1897 (2009): 2573–84. http://dx.doi.org/10.1098/rsta.2009.0031.
Full textAbstract:
The progressive scaling of complementary metal oxide semiconductor (CMOS) transistors drives the success of the global semiconductor industry. Detailed knowledge of transistor behaviour is necessary to overcome the many fundamental challenges faced by chip and systems designers. Grid technology has enabled the unavoidable statistical variations introduced by scaling to be examined in unprecedented detail. Over 200 000 transistors have been simulated, the results of which provide detailed insight into underlying physical processes. This paper outlines recent scientific results of the nanoCMOS project and describes the way in which the scientific goals have been reflected in the grid-based e-Infrastructure.
6
Fazio, Al. "Flash Memory Scaling." MRS Bulletin 29, no. 11 (2004): 814–17. http://dx.doi.org/10.1557/mrs2004.233.
Full textAbstract:
AbstractIn order to meet technology scaling in the field of solid-state memory and data storage, the mainstream transistor-based flash technologies will start evolving to incorporate material and structural innovations. Dielectric scaling in nonvolatile memories is approaching the point where new approaches will be required to meet the scaling requirements while simultaneously meeting the reliability and performance requirements of future products. High-dielectric-constant materials are being explored as possible candidates to replace the traditional SiO2 and ONO (oxide/nitride/oxide) films used today in memory cells. Likewise, planar-based memory cell scaling is approaching the point where scaling constraints force exploration of new materials and nonplanar, three-dimensional scaling alternatives. This article will review the current status and discuss the approaches being explored to provide scaling solutions for future transistor floating-gate-based nonvolatile memory products. Based on the introduction of material innovations, it is expected that the planar transistor-based flash memory cells can scale through at least the end of the decade (2010) using techniques that are available today or projected to be available in the near future. More complex, structural innovations will be required to achieve further scaling.
7
Moroz, Victor, Soren Smidstrup, Munkang Choi, Ronald Gull, and Shela Aboud. "(Invited) Material Engineering for the GAA and Post-GAA Transistors and Interconnects." ECS Meeting Abstracts MA2024-01, no. 30 (2024): 1499. http://dx.doi.org/10.1149/ma2024-01301499mtgabs.
Full textAbstract:
Feature scaling in advanced CMOS technology has been slowing down starting at 10 nm node and is expected to stop completely in the next few years. Nevertheless, transistor density scaling is continuing at a Moore’s law pace, driven by DTCO and 3D IC. Transistor dimensions and minimum metal pitch are expected to be massaged down only by 10% to 20% during the next decade. However, both the transistor and the interconnect will continue to evolve and improve both in performance and in variability. Currently, the industry is transitioning from FinFET technology to GAA (Gate All-Around) technology. The next transition, from GAA to the NMOS and PMOS GAA transistors stacked on top of each other (often referred to as CFET (Complementary Field Effect Transistor)) is expected in 8 to 10 years from now. The main methodology for GAA and CFET transistor engineering comes down to bandstructure engineering, where material composition, shape and thickness of different layers, and mechanical stress are engineered to tailor a bandstructure of the channel that maximizes on-state driving strength and minimizes off-state leakage and variability. The key methodology for bandstructure engineering is ab-initio analysis of transistor components and then transfer of the obtained bandstructure to transistor scale analysis to characterize its behavior. For the interconnect engineering, the tight metal pitches and increasingly tall and narrow vias dictate transition from copper to alternative metals, with a preference for the metals that can be etched and selectively grown. The key methodology for interconnect engineering is ab-initio analysis of electron scattering at the interfaces and grain boundaries. The scattering is then converted into interconnect resistance that defines speed and power consumption of the advanced CMOS circuits. This work introduces the concepts of transistor band structure engineering and interconnect scattering engineering and provides illustrations of these methodologies applied to GAA and post-GAA technologies.
8
Angelov, George V., Dimitar N. Nikolov, and Marin H. Hristov. "Technology and Modeling of Nonclassical Transistor Devices." Journal of Electrical and Computer Engineering 2019 (November 3, 2019): 1–18. http://dx.doi.org/10.1155/2019/4792461.
Full textAbstract:
This paper presents a comprehensive outlook for the current technology status and the prospective upcoming advancements. VLSI scaling trends and technology advancements in the context of sub-10-nm technologies are reviewed as well as the associated device modeling approaches and compact models of transistor structures are considered. As technology goes into the nanometer regime, semiconductor devices are confronting numerous short-channel effects. Bulk CMOS technology is developing and innovating to overcome these constraints by introduction of (i) new technologies and new materials and (ii) new transistor architectures. Technology boosters such as high-k/metal-gate technologies, ultra-thin-body SOI, Ge-on-insulator (GOI), AIII–BV semiconductors, and band-engineered transistor (SiGe or Strained Si-channel) with high-carrier-mobility channels are examined. Nonclassical device structures such as novel multiple-gate transistor structures including multiple-gate field-effect transistors, FD-SOI MOSFETs, CNTFETs, and SETs are examined as possible successors of conventional CMOS devices and FinFETs. Special attention is devoted to gate-all-around FETs and, respectively, nanowire and nanosheet FETs as forthcoming mainstream replacements of FinFET. In view of that, compact modeling of bulk CMOS transistors and multiple-gate transistors are considered as well as BSIM and PSP multiple-gate models, FD-SOI MOSFETs, CNTFET, and SET modeling are reviewed.
9
Ieong, Meikei, Vijay Narayanan, Dinkar Singh, Anna Topol, Victor Chan, and Zhibin Ren. "Transistor scaling with novel materials." Materials Today 9, no. 6 (2006): 26–31. http://dx.doi.org/10.1016/s1369-7021(06)71540-1.
Full text
10
Castañer, Luis M., Ramon Alcubilla, and Anna Benavent. "Bipolar transistor vertical scaling framework." Solid-State Electronics 38, no. 7 (1995): 1367–71. http://dx.doi.org/10.1016/0038-1101(94)00254-d.
Full text
11
Jacob, Ajey P., Ruilong Xie, Min Gyu Sung, Lars Liebmann, Rinus T. P. Lee, and Bill Taylor. "Scaling Challenges for Advanced CMOS Devices." International Journal of High Speed Electronics and Systems 26, no. 01n02 (2017): 1740001. http://dx.doi.org/10.1142/s0129156417400018.
Full textAbstract:
The economic health of the semiconductor industry requires substantial scaling of chip power, performance, and area with every new technology node that is ramped into manufacturing in two year intervals. With no direct physical link to any particular design dimensions, industry wide the technology node names are chosen to reflect the roughly 70% scaling of linear dimensions necessary to enable the doubling of transistor density predicted by Moore’s law and typically progress as 22nm, 14nm, 10nm, 7nm, 5nm, 3nm etc. At the time of this writing, the most advanced technology node in volume manufacturing is the 14nm node with the 7nm node in advanced development and 5nm in early exploration. The technology challenges to reach thus far have not been trivial. This review addresses the past innovation in response to the device challenges and discusses in-depth the integration challenges associated with the sub-22nm non-planar finFET technologies that are either in advanced technology development or in manufacturing. It discusses the integration challenges in patterning for both the front-end-of-line and back-end-of-line elements in the CMOS transistor. In addition, this article also gives a brief review of integrating an alternate channel material into the finFET technology, as well as next generation device architectures such as nanowire and vertical FETs. Lastly, it also discusses challenges dictated by the need to interconnect the ever-increasing density of transistors.
12
Alizadeh Arashloo, Banafsheh. "Analytical Investigation of the Channel Characteristics in Graphene Nano Scroll based Transistors." International Journal of Engineering Technologies IJET 9, no. 4 (2025): 123–27. https://doi.org/10.19072/ijet.1618541.
Full textAbstract:
Silicon-based electronic devices as a three terminal field-effect transistor is predictably reached to its extreme limitation by getting its channel length below the 10nm regime technology and suffering from numerous scaling drawbacks. As a technology progress, replaced of a new material in transistor channel is considered. Therefore, due to excellent properties new material as a Nano Scrolls are purposed. These replacements for the traditional silicon-based FET, plays a significant role to increasing the device speed. However, shrinking of the device dimensions has led to challenges such as leakage current, short channel effects, high power consumption, interconnect difficulties and quantum effects, these Nano-device and Nano-structures are the perfect candidate to overcome the scaling problems. In the present paper investigation of the channel scaling and the charge carrier mobility behavior as one of the most remarkable characteristics for modeling of nanoscale Metal Oxide field-effect transistors is considered. This numerical mobility model of charge carrier is derived analytically for the Graphene Nano Ribbons Field-Effect Transistor, in which the carrier concentration, temperature, channel length and channel’s resistance characteristics are highlighted. According to theses carrier mobility model of GNS-based FET transistor, the carrier’s mobility versus carrier concentration is decreased. By expanding the channel length and rising the temperature the mobility is reduced. Moreover, the channel length increasing caused to growing the channel current. By increasing the channel length, the channel resistance and carrier mobility is declined. The temperature rising decreases the carrier’s mobility and the channel length expanding increases the mobility. Finally, comparison of the model by experimental results, supports the acceptability of model and can maintenance the appropriately of the model outcomes by experimental.
13
Chen, Zhuo, Huilong Zhu, Guilei Wang, et al. "High-Quality Recrystallization of Amorphous Silicon on Si (100) Induced via Laser Annealing at the Nanoscale." Nanomaterials 13, no. 12 (2023): 1867. http://dx.doi.org/10.3390/nano13121867.
Full textAbstract:
At sub-3 nm nodes, the scaling of lateral devices represented by a fin field-effect transistor (FinFET) and gate-all-around field effect transistors (GAAFET) faces increasing technical challenges. At the same time, the development of vertical devices in the three-dimensional direction has excellent potential for scaling. However, existing vertical devices face two technical challenges: “self-alignment of gate and channel” and “precise gate length control”. A recrystallization-based vertical C-shaped-channel nanosheet field effect transistor (RC-VCNFET) was proposed, and related process modules were developed. The vertical nanosheet with an “exposed top” structure was successfully fabricated. Moreover, through physical characterization methods such as scanning electron microscopy (SEM), atomic force microscopy (AFM), conductive atomic force microscopy (C-AFM) and transmission electron microscopy (TEM), the influencing factors of the crystal structure of the vertical nanosheet were analyzed. This lays the foundation for fabricating high-performance and low-cost RC-VCNFETs devices in the future.
14
Park, Junhyeong, Yuseong Jang, Jinkyu Lee, and Soo-Yeon Lee. "48‐3: In‐Ga‐Zn‐O Synaptic Transistor with 1 µm Channel Length for Neuromorphic Computing." SID Symposium Digest of Technical Papers 54, no. 1 (2023): 699–702. http://dx.doi.org/10.1002/sdtp.16655.
Full textAbstract:
In this paper, indium‐gallium‐zinc‐oxide synaptic transistors with different channel lengths ranging from 2 μm to 1 μm were demonstrated. Channel scaling effect on synaptic behaviors such as long‐term depression and long‐term potentiation was investigated. A spiking neural network simulation was conducted to verify our synaptic transistor with a channel length of 1 μm, achieving high classification accuracy of 98.05%.
15
Urteaga, M., S. Krishnan, D. Scott, et al. "Submicron InP-based HBTs for Ultra-high Frequency Amplifiers." International Journal of High Speed Electronics and Systems 13, no. 02 (2003): 457–95. http://dx.doi.org/10.1142/s0129156403001806.
Full textAbstract:
Transistor bandwidths are approaching terahertz frequencies. Paramount to high speed transistor operation is submicron device scaling. High bandwidths are obtained with heterojunction bipolar transistors by thinning the base and collector layers, increasing emitter current density, decreasing emitter contact resistivity, and reducing the emitter and collector junction widths. In mesa HBTs, minimum dimensions required for the base contact impose a minimum width for the collector junction, frustrating device scaling. We have fabricated HBTs with narrow collector junctions using a substrate transfer process. HBTs with submicron collector junctions exhibit extremely high fmax and high gains in mm-wave ICs. Transferred-substrate HBTs have obtained record 21 dB unilateral power gain at 100 GHz. Recently-fabricated devices have shown unbounded unilateral power gain from 40-110 GHz, and fmax cannot be extrapolated from measuremente. However, these devices exhibited high power gains at 220 GHz, the frequency limit of presently available microwave network analyzers. Demonstrated amplifier ICs in the technology include reactively tuned amplifiers at 175 GHz, lumped and distributed amplifiers with bandwidths to 85 GHz, and W-band power amplifiers.
16
John Chelliah, Cyril R. A., and Rajesh Swaminathan. "Current trends in changing the channel in MOSFETs by III–V semiconducting nanostructures." Nanotechnology Reviews 6, no. 6 (2017): 613–23. http://dx.doi.org/10.1515/ntrev-2017-0155.
Full textAbstract:
AbstractThe quest for high device density in advanced technology nodes makes strain engineering increasingly difficult in the last few decades. The mechanical strain and performance gain has also started to diminish due to aggressive transistor pitch scaling. In order to continue Moore’s law of scaling, it is necessary to find an effective way to enhance carrier transport in scaled dimensions. In this regard, the use of alternative nanomaterials that have superior transport properties for metal-oxide-semiconductor field-effect transistor (MOSFET) channel would be advantageous. Because of the extraordinary electron transport properties of certain III–V compound semiconductors, III–Vs are considered a promising candidate as a channel material for future channel metal-oxide-semiconductor transistors and complementary metal-oxide-semiconductor devices. In this review, the importance of the III–V semiconductor nanostructured channel in MOSFET is highlighted with a proposed III–V GaN nanostructured channel (thickness of 10 nm); Al2O3 dielectric gate oxide based MOSFET is reported with a very low threshold voltage of 0.1 V and faster switching of the device.
17
Chen, Wenbin. "Characterization of new materials for capacitor formation in integrated circuit technology." Boolean: Snapshots of Doctoral Research at University College Cork, no. 2010 (January 1, 2010): 26–31. http://dx.doi.org/10.33178/boolean.2010.7.
Full textAbstract:
There have been tremendous developments in electronic technology in the last 40 years as evidenced by the widespread availability of computers, mobile phones and electronic entertainment systems and their continued shrinking in size and cost. Much of the improvement in the performance of electronic systems can be traced to developments in Integrated Circuits (ICs) (“microchips”) which form the fundamental building blocks of modern electronics technology. Within an IC, the most important electronic component is the transistor and it is the transistor that is used to implement the operations associated with computer logic. With each generation of technology, the size of the transistors is reduced and more of them can fit on a single IC, which allows more powerful devices to be made that take up the same or even smaller space and draw less power from the battery. This trend regarding the scaling down in size of the transistors was ...
18
Cao, Qing, Shu-Jen Han, Jerry Tersoff, et al. "End-bonded contacts for carbon nanotube transistors with low, size-independent resistance." Science 350, no. 6256 (2015): 68–72. http://dx.doi.org/10.1126/science.aac8006.
Full textAbstract:
Moving beyond the limits of silicon transistors requires both a high-performance channel and high-quality electrical contacts. Carbon nanotubes provide high-performance channels below 10 nanometers, but as with silicon, the increase in contact resistance with decreasing size becomes a major performance roadblock. We report a single-walled carbon nanotube (SWNT) transistor technology with an end-bonded contact scheme that leads to size-independent contact resistance to overcome the scaling limits of conventional side-bonded or planar contact schemes. A high-performance SWNT transistor was fabricated with a sub–10-nanometer contact length, showing a device resistance below 36 kilohms and on-current above 15 microampere per tube. The p-type end-bonded contact, formed through the reaction of molybdenum with the SWNT to form carbide, also exhibited no Schottky barrier. This strategy promises high-performance SWNT transistors, enabling future ultimately scaled device technologies.
19
Kumar, MAnil, YNSSai Kiran, U. Jagadeesh, B. Balaram, and M. Durga Prakash. "SCALING CHALLENGES FOR ADVANCED TRANSISTOR DESIGN." International Journal of Advanced Research 5, no. 5 (2017): 340–45. http://dx.doi.org/10.21474/ijar01/4118.
Full text
20
Fitsilis, Michael, Yacoub Mustafa, and Rainer Waser. "Scaling the Ferroelectric Field Effect Transistor." Integrated Ferroelectrics 70, no. 1 (2005): 29–44. http://dx.doi.org/10.1080/10584580590926657.
Full text
21
FLYNN, MICHAEL P., SUNGHYUN PARK, and CHUN C. LEE. "ACHIEVING ANALOG ACCURACY IN NANOMETER CMOS." International Journal of High Speed Electronics and Systems 15, no. 02 (2005): 255–75. http://dx.doi.org/10.1142/s0129156405003193.
Full textAbstract:
This paper reviews causes of and trends in MOS transistor mismatch, and assesses the implications for analog circuit design in the nanometer régime. The current understanding of MOS transistor mismatch is reviewed. In most cases, transistor mismatch is dominated by threshold voltage mismatch. Although, there is strong evidence that VT matching is improving as CMOS technology evolves, these improvements are countered by reductions in power supply that also accompany process scaling. In fact, the power consumption of analog circuits based on current design styles will increase with scaling to finer processes. It has long been known that thermal noise causes the power consumption of analog circuits to increase with scaling. However, unlike the case with thermal noise, new circuit techniques can break the accuracy-power constraints related to mismatch. These techniques are based on analog circuit redundancy, and take advantage of the tremendous transistor density offered by nanometer CMOS. This paper is primarily concerned with comparators, and in particular, with the use of comparators in flash ADCs; however, the analysis is also applicable to other circuits and applications.
22
Kumar, Abneesh, Atal Rai, R. K. Saxena, and Suresh Patel. "To Study Effect on Current Due to Channel Length Variation." International Journal of Advance Research and Innovation 2, no. 4 (2014): 30–32. http://dx.doi.org/10.51976/ijari.241406.
Full textAbstract:
There are two primary device structures that have being widely used. One is the bulk structure, where a transistor is directly fabricated on the semiconductor substrate. The other one is called SOI (silicon-on-insulator), where a transistor is built on a thin silicon layer, which is separated from the substrate by a layer of insulator or device scaling; it is basically try to balance two things: device functionality and device reliability. Both of them have to be maintained at a smaller dimensional size [1]. In this paper, three transistors are proposed having different channel lengths 8 micron, 16 micron and 24 micron. Simulation shows that with a fixed gate length, when channel length is increased, the output characteristics slope is decreased.
23
Jiang, Yuchen. "Introduction and commercial prospect of GAAFET." Applied and Computational Engineering 30, no. 1 (2024): 224–29. http://dx.doi.org/10.54254/2755-2721/30/20230102.
Full textAbstract:
As recent metal-oxide-semiconductor field-effect transistor (MOSFET) technology developed, gate length shrinks so that engineers lost control of the transistor due to short channel effect and enormous leakage power. To maintain gate-to-channel control of the device, a fin field-effect transistor (FINFET) has been introduced to replace planar MOSFET technology. The "FIN" structure allows further down-scaling of gate length compared to planar MOSFET. As process node technology progresses, gate length scaling is stalled, where a further decrease of gate length would receive undesirable results in order of power, performance, and area (PPA). To escalate the transistor density, a new MOSFET design is required to replace FINFET. Therefore, the gate-all-around Multi-Bridge-Channel MOSFET (GAAFET or MBCFET) is successfully induced to be the feasible solution.
24
Mishra, Brijendra, Vivek Singh Kushwah, and Rishi Sharma. "MODELING OF HYBRID MOS FOR THE IMPLEMENTATION OF SWITCHED CAPACITOR FILTER USING SINGLE ELECTRON TRANSISTOR." International Journal of Engineering Technologies and Management Research 5, no. 2 (2020): 294–300. http://dx.doi.org/10.29121/ijetmr.v5.i2.2018.659.
Full textAbstract:
In digital integrated circuit architectures, transistors serve as circuit switches to charge and discharge capacitors to the required logic voltage levels. A transistor is a three terminal semiconductor device used to amplify and switch electronic signals and electrical power. It has been observed that the Scaling down of electronic device sizes has been the fundamental strategy for improving the performance of ultra-large-scale integrated circuits (ULSIs). Metaloxide-semiconductor field-effect transistors (MOSFETs) have been the most prevalent electron devices for ULSI applications. A better device will be formed with the help of new technology, with high operating speed low and power consumption, which can be the future of electronics industry. A methodology for the electric simulation of MOS/SET hybrid circuits will be developed. As a result of this, a functional model for the single-electron transistor will obtain and Implement Switched Capacitor Filter with the help of designed hybrid MOS. The SET model can be easily coded in any hardware description language.
25
Kumari, Nibha, and Prof Vandana Niranjan. "Low-Power 6T SRAM Cell using 22nm CMOS Technology." Indian Journal of VLSI Design 2, no. 2 (2022): 5–10. http://dx.doi.org/10.54105/ijvlsid.b1210.092222.
Full textAbstract:
Static Random-Access Memory (SRAM) occupies approximately 90% of total area on a chip due to high number of transistors used for a single SRAM cell. Therefore, SRAM cell becomes a power-hungry block on a chip and it becomes more prominent at lower technologies from both dynamic and static perspective. Static power consumption is due to leakage current associated with the transistors that are off and dynamic power consumption is due to charging and discharging of the circuit capacitance. As gate length or channel length decreases gate oxide thickness also scales down. Scaling down of conventional transistor results in huge tunneling of electron from gate into channel leading to higher leakage power consumption. So, transistor with metal gate, high-k dielectric and strained-Si is used which shows better result in terms of low-power consumption, better performance with acceptable delay. Among various topologies of SRAM cell 6T is considered as a suitable choice for low power applications.
26
Nibha, Kumari, and Vandana Niranjan Prof. "Low-Power 6T SRAM Cell using 22nm CMOS Technology." Indian Journal of VLSI Design (IJVLSID) 2, no. 2 (2022): 5–10. https://doi.org/10.54105/ijvlsid.B1210.092222.
Full textAbstract:
<strong>Abstract: </strong>Static Random-Access Memory (SRAM) occupies approximately 90% of total area on a chip due to high number of transistors used for a single SRAM cell. Therefore, SRAM cell becomes a power-hungry block on a chip and it becomes more prominent at lower technologies from both dynamic and static perspective. Static power consumption is due to leakage current associated with the transistors that are off and dynamic power consumption is due to charging and discharging of the circuit capacitance. As gate length or channel length decreases gate oxide thickness also scales down. Scaling down of conventional transistor results in huge tunneling of electron from gate into channel leading to higher leakage power consumption. So, transistor with metal gate, high-k dielectric and strained-Si is used which shows better result in terms of low-power consumption, better performance with acceptable delay. Among various topologies of SRAM cell 6T is considered as a suitable choice for low power applications.
27
Brijendra, Mishra *1, Singh Kushwah 1. Vivek, and Sharma 2. Rishi. "MODELING OF HYBRID MOS FOR THE IMPLEMENTATION OF SWITCHED CAPACITOR FILTER USING SINGLE ELECTRON TRANSISTOR." International Journal of Engineering Technologies and Management Research 5, no. 2 (SE) (2018): 294–300. https://doi.org/10.5281/zenodo.1247477.
Full textAbstract:
In digital integrated circuit architectures, transistors serve as circuit switches to charge and discharge capacitors to the required logic voltage levels. A transistor is a three terminal semiconductor device used to amplify and switch electronic signals and electrical power. It has been observed that the Scaling down of electronic device sizes has been the fundamental strategy for improving the performance of ultra-large-scale integrated circuits (ULSIs). Metaloxide-semiconductor field-effect transistors (MOSFETs) have been the most prevalent electron devices for ULSI applications. A better device will be formed with the help of new technology, with high operating speed low and power consumption, which can be the future of electronics industry. A methodology for the electric simulation of MOS/SET hybrid circuits will be developed. As a result of this, a functional model for the single-electron transistor will obtain and Implement Switched Capacitor Filter with the help of designed hybrid MOS. The SET model can be easily coded in any hardware description language.
28
Lee, ChoongHyun, and Yi Zhao. "Advanced CMOS Devices and Applications." Electronics 13, no. 1 (2023): 134. http://dx.doi.org/10.3390/electronics13010134.
Full textAbstract:
The persistent scaling of transistor dimensions has marked an era characterized by a fourfold increase in transistor density and a twofold boost in electrical performance every 2–3 years, effectively reducing their cost per function [...]
29
Patel, Ambresh, and Ritesh Sadiwala. "Optimizing and Recuperating the Leakages in Low Voltage CMOS Circuits." SAMRIDDHI : A Journal of Physical Sciences, Engineering and Technology 14, no. 02 (2022): 202–5. http://dx.doi.org/10.18090/samriddhi.v14i02.13.
Full textAbstract:
With the advancement of technology, small and handy electronic devices are built with low supply voltage and lower power dissipation in designing deep submicron static CMOS circuits. Small devices scaling down with burst-mode type integrated circuits have two major challenges: area and power dissipation. This paper presents a method for decreasing dynamic power, area, and leakage of application-specific integrated circuits without sacrificing performance. The High Threshold Leakage Control Transistor, TG-Based Technique, Supply Voltage Scaling, Sleep Transistor approaches are covered, and a dynamic CMOS architecture with stack transistor. With certain area and delay considerations, these strategies are utilized to diminish both types of power dissipation in the CMOS logic designs.
30
Packan, Paul A. "Scaling Transistors into the Deep-Submicron Regime." MRS Bulletin 25, no. 6 (2000): 18–21. http://dx.doi.org/10.1557/mrs2000.93.
Full textAbstract:
The dominant device used in the semiconductor industry today is the silicon-based metal oxide semiconductor (MOS) transistor. The MOS transistor consists of a source, drain, channel, and gate region fabricated in single-crystal silicon (Figure 1). The source region provides a supply of mobile charge when the device is turned “on.” The source is electrically isolated from the drain by the channel region, which is oppositely charged. An insulating oxide layer between the gate and the channel region forms a capacitor. During operation, a voltage is applied to the gate. By applying the appropriate voltage, a conductive layer of charge can be attracted in the channel region at the oxide/silicon interface. This layer of charge acts as a wire that effectively connects the source and drain regions. By changing the voltage on the gate, the conducting layer of charge can be removed. Thus the transistor acts like a switch, with the gate electrode controlling the connection from the source to the drain. These individual switches can be connected to form the basic building blocks for circuit design. These building blocks are used to create the high-performance microprocessors and memory chips in today's computers.
31
Yang, Kaige, Xuge Fan, and Jie Ding. "Fabrication and characterization of bilayer graphene transistors." Journal of Physics: Conference Series 2982, no. 1 (2025): 012026. https://doi.org/10.1088/1742-6596/2982/1/012026.
Full textAbstract:
Abstract The emergence of graphene has brought hope for the continued scaling of transistors. In this study, we detailed the fabrication process of the back-gate bilayer graphene transistor and fully analysed its electrical properties. The PMMA wet transfer is used to obtain the bilayer graphene film. The results indicate that the contact between graphene and metal is ohmic. The transfer characteristic curve shows a large on-state current (ION) up to 2.34 mA but a minimal current switching ratio because the bandgap of the bilayer graphene is not fully opened. The device shows P-type properties because of the contamination during the wet transfer process. The electrical properties of the back-gate bilayer graphene transistor are fully analysed. The results contribute to a deeper understanding of bilayer graphene’s electronic characteristics and lay the groundwork for the future research.
32
Gowtham, Reddy Annapareddy, and Pathak Jyotirmoy. "Realization of TMD Circuits: Inverter, and Operational Amplifier." International Journal of Innovative Science and Research Technology 8, no. 2 (2023): 1290–95. https://doi.org/10.5281/zenodo.7690255.
Full textAbstract:
The scaling of conventional silicon transistors has become increasingly complex due to the degradation of carrier mobility and increase in wire resistance. As a result, researchers have started to investigate various unique materials to meet ITRS goals. Two-dimensional (2D) materials such as CNTs, graphene, GNRs, and TMDs with chemical MX2 forms (e.g., MoS2) have received significant attention. Among them, TMDs have a 1-2 eV band gap by default, making them a promising candidate for future transistors. In this work, we proposed a MoS2 transistor model and study the voltagecurrent (I-V) properties of single-layer MoS2FETs. The compact MoS2FET model is introduced and implemented in SPICE for circuit simulations to determine the efficiency of MoS2FET-based circuits. The proposed model is simplified to reduce computational difficulty and is compatible with SPICE.A monolayer MoS2 has low leakage current and a significantly larger band gap than a 10-nm tube. In this article, we analysed a single-layer MoS2 transistor system in accordance with the ITRS specifications and test and verify the results against various channel dimension values and technical requirements. Section II provides more information on MoS2 transistor modelling and introduces the proposed versatile, SPICE-compatible platform. The experimental results are discussed in Section III, and the conclusions are drawn in Section IV. Overall, this study contributes to the development of high-performance transistors based on 2D materials, particularly TMDs, which have the potential to revolutionize the field of wearable electronics and sensors
33
Haggag, Amr, William McMahon, Karl Hess, Björn Fischer, and Leonard F. Register. "Impact of Scaling on CMOS Chip Failure Rate, and Design Rules for Hot Carrier Reliability." VLSI Design 13, no. 1-4 (2001): 111–15. http://dx.doi.org/10.1155/2001/90787.
Full textAbstract:
Silicon-hydrogen bonds passivate the interface defects at the silicon-silicon dioxide interface of CMOS transistors. The activation of these bonds and subsequent creation of interface traps is an important source of transistor degradation at current operating conditions. There is now evidence for a distribution in the activation energies of these bonds instead of a single threshold value. We show that conventional CMOS scaling rules are substantially affected by this energy distribution, as it causes an increased probability of smaller devices having lower activation thresholds and therefore faster activation times. Further, we quantify the voltage shift necessary to overcome the decreased yield due to the increased number of early device failures, and show, for 0.1 μm MOSFET scaling, that this shift can be a considerable fraction of the conventionally designed supply voltage.
34
Pan, Y. "A fundamental limitation for bipolar transistor scaling." IEEE Electron Device Letters 11, no. 10 (1990): 445–47. http://dx.doi.org/10.1109/55.62991.
Full text
35
Nagy, Roland, Alex Burenkov, and Jürgen Lorenz. "Numerical evaluation of the ITRS transistor scaling." Journal of Computational Electronics 14, no. 1 (2014): 192–202. http://dx.doi.org/10.1007/s10825-014-0638-0.
Full text
36
Lu, Bin Bin, and Jian Ping Hu. "Complementary Pass-Transistor Adiabatic Logic Using Dual Threshold CMOS Techniques." Applied Mechanics and Materials 39 (November 2010): 55–60. http://dx.doi.org/10.4028/www.scientific.net/amm.39.55.
Full textAbstract:
With rapid technology scaling down, the energy dissipation of nanometer CMOS circuits is becoming a major concern, because of the increasing sub-threshold leakage in nanometer CMOS processes. This paper introduces a dual threshold CMOS (DTCMOS) technique for CPAL (complementary pass-transistor adiabatic logic) circuits to reduce sub-threshold leakage dissipations. The method to size the transistors of the dual-threshold CPAL gates is also discussed. A full adder using dual-threshold CPAL circuits is realized using 45nm BSIM4 CMOS model. HSPICE simulation results show that leakage dissipations of the CPAL full adder with DTCMOS techniques are reduced compared with the basic CPAL one.
37
Radamson, Henry H., Yuanhao Miao, Ziwei Zhou, et al. "CMOS Scaling for the 5 nm Node and Beyond: Device, Process and Technology." Nanomaterials 14, no. 10 (2024): 837. http://dx.doi.org/10.3390/nano14100837.
Full textAbstract:
After more than five decades, Moore’s Law for transistors is approaching the end of the international technology roadmap of semiconductors (ITRS). The fate of complementary metal oxide semiconductor (CMOS) architecture has become increasingly unknown. In this era, 3D transistors in the form of gate-all-around (GAA) transistors are being considered as an excellent solution to scaling down beyond the 5 nm technology node, which solves the difficulties of carrier transport in the channel region which are mainly rooted in short channel effects (SCEs). In parallel to Moore, during the last two decades, transistors with a fully depleted SOI (FDSOI) design have also been processed for low-power electronics. Among all the possible designs, there are also tunneling field-effect transistors (TFETs), which offer very low power consumption and decent electrical characteristics. This review article presents new transistor designs, along with the integration of electronics and photonics, simulation methods, and continuation of CMOS process technology to the 5 nm technology node and beyond. The content highlights the innovative methods, challenges, and difficulties in device processing and design, as well as how to apply suitable metrology techniques as a tool to find out the imperfections and lattice distortions, strain status, and composition in the device structures.
38
Swerts, Johan. "(Keynote) ALD Challenges and Opportunities in Light of Future Trends in Si-Based Nanoelectronics." ECS Meeting Abstracts MA2023-02, no. 29 (2023): 1434. http://dx.doi.org/10.1149/ma2023-02291434mtgabs.
Full textAbstract:
To enable CMOS transistor density scaling following Moore’s Law, device architectures transitioned in the past decade from the historical 2D planar transistor to FINFET. The next innovation touted for the 3nm node is a 3D stacked gate-all-around architecture in combination with a backside power delivery network. For further scaling, stacking nmos and pmos, the so-called complementary-FET (CFET) design, is envisaged to happen in 2030. The shrinking device dimensions of the interconnects require also new metallization schemes to tackle the RC challenge, such as Cu replacements materials in a direct metal etch integration scheme. Beyond the CFET era, one envisages the introduction of 2D-grown channel materials that will pave the way for further scaling. A broad variety of complementary deposition techniques will be needed to enable the above-mentioned novelties; among them ALD that will play a crucial role. A similar trend towards stacking functional cells can be observed in various memories, such as the emerging memories that aim to bridge the gap between DRAM and NAND, thereby enabling fast data storage and retreival for real-time processing in connected devices at low cost. These memories are based on phase change, filamentary, magnetic, or ferroelectric mechanisms and often use multi-element materials. They have been extensively explored in 2D capacitor or transistor based devices, but for further density scaling 3D device designs are needed where a conformal deposition technique such as ALD is required. Cell scaling challenges also hold for the traditional DRAM which lead to exploring 3DDRAM integration routes. One viable pathway for scaling implies the replacement of the typical Si-channel based transistor by a deposited semiconductor oxide channel. Ultimate 3DDRAM implementation would require a conformal deposition of that channel. In this presentation, we will discuss the opportunities and challenges of ALD in a 3D-evolving device landscape where new materials will play a key role.
39
Chen, Zhuo, Huilong Zhu, Guilei Wang, et al. "Investigation on Recrystallization Channel for Vertical C-Shaped-Channel Nanosheet FETs by Laser Annealing." Nanomaterials 13, no. 11 (2023): 1786. http://dx.doi.org/10.3390/nano13111786.
Full textAbstract:
Transistor scaling has become increasingly difficult in the dynamic random access memory (DRAM). However, vertical devices will be good candidates for 4F2 DRAM cell transistors (F = pitch/2). Most vertical devices are facing some technical challenges. For example, the gate length cannot be precisely controlled, and the gate and the source/drain of the device cannot be aligned. Recrystallization-based vertical C-shaped-channel nanosheet field-effect transistors (RC-VCNFETs) were fabricated. The critical process modules of the RC-VCNFETs were developed as well. The RC-VCNFET with a self-aligned gate structure has excellent device performance, and its subthreshold swing (SS) is 62.91 mV/dec. Drain-induced barrier lowering (DIBL) is 6.16 mV/V.
40
Nandhaiahgari, Dinesh Kumar, Prasad Somineni Rajendra, and Raja Kumari CH. "Design and analysis of different full adder cells using new technologies." International Journal of Reconfigurable and Embedded Systems 9, no. 2 (2020): 116–24. https://doi.org/10.11591/ijres.v9.i2.pp116-124.
Full textAbstract:
CMOS transistors are most widely used for the design of computerized circuits, when scaling down the nanometer technology these devices faces the short channel effects and causes I-V characteristics to depart from the traditional MOSFETs, So the researchers have developed the other transistors technologies like CNTFET and GNRFET. Carbon nanotube field effect transistor is one of the optimistic technologies and it is a three terminal transistor similar to MOSFET. The semiconducting channel between the two terminals called source and drain comprises of the nano tube which is made of carbon. Graphene nano ribbon filed effect transistor is the most optimistic technology here the semiconducting channel is made of graphene. When contrasted with barrel shaped CNTFETs, GNRFETs can be prepared in situ process, transfer-free and silicon compatible, thus have no passage related and alignment problems as faced in CNTFET devices. This paper presents different 1-bit Full Adder Cells (FACs) like TG MUX-based FAC (TGM), MN MUX-based FAC (MNM), proposed TG Modified MUX-based FAC (TGMM) and another proposed MN Modified MUX-based FAC (MNMM) are designed using different technologies like CNTFET and GNRFET at 16nm technology with supply voltage of 0.85v and simulation is done by using Synopsys HSPICE Tool and the proposed designs are best when compared to the TGM and MNM FACs in terms of Static and Dynamic powers Dissipations and Delay.
41
Zhao, Dongxue, Zhiliang Xia, Tao Yang, Yuancheng Yang, Wenxi Zhou, and Zongliang Huo. "A Novel Capacitorless 1T DRAM with Embedded Oxide Layer." Micromachines 13, no. 10 (2022): 1772. http://dx.doi.org/10.3390/mi13101772.
Full textAbstract:
A novel vertical dual surrounding gate transistor with embedded oxide layer is proposed for capacitorless single transistor DRAM (1T DRAM). The embedded oxide layer is innovatively used to improve the retention time by reducing the recombination rate of stored holes and sensing electrons. Based on TCAD simulations, the new structure is predicted to not only have the characteristics of fast access, random read and integration of 4F2 cell, but also to realize good retention and deep scaling. At the same time, the new structure has the potential of scaling compared with the conventional capacitorless 1T DRAM.
42
Kumar, Aruru Sai, V. Bharath Srinivasulu, K. Nishnath Rao, Kondeti Keerthi, Shivani Kethapelly, and Ragidimilli Sai Abhinav. "Gate Dielectric Engineering on 2D FETs for Continued Scaling." Journal of Physics: Conference Series 2837, no. 1 (2024): 012051. http://dx.doi.org/10.1088/1742-6596/2837/1/012051.
Full textAbstract:
Abstract In the last few years, a significant interest has been shown in 2D field effect transistors (2D FETs) as an appropriate candidate for advanced electronics devices. This study presents a comprehensive performance analysis of 2D FETs with channels consisting of MOS2, MOSe2 and MoTe2 using various dielectric materials, focusing on their application in low-power electronic devices. Materials such as molybdenum disulfide (MOS2), molybdenum Di selenide (MoSe2), molybdenum ditelluride (MoTe2) belong to the transition metal dichalcogenide (TMD) family, which are known for their fascinating electronic properties. This study addresses the performance evaluation of 2D field effect transistors (FETs) while emphasizing low power consumption. The research examines three critical design parameters - channel lengths, channel materials and dielectrics and examines their influence on FET performance. The miniaturization of transistor technology, critical to compact and power-efficient devices, is analyzed, highlighting the effects of shorter channels on static power, subthreshold swing, and on-off current ratio. In addition, the study examines the role of channel materials and contrasts traditional silicon with new two-dimensional materials such as graphene. Insights are provided into optimizing nanosheet FETs for power-efficient electronic applications and mastering the delicate balance between advantages and limitations in design decisions.
43
Wang, Peng-Fei, Xi Lin, Lei Liu, et al. "A Semi-Floating Gate Transistor for Low-Voltage Ultrafast Memory and Sensing Operation." Science 341, no. 6146 (2013): 640–43. http://dx.doi.org/10.1126/science.1240961.
Full textAbstract:
As the semiconductor devices of integrated circuits approach the physical limitations of scaling, alternative transistor and memory designs are needed to achieve improvements in speed, density, and power consumption. We report on a transistor that uses an embedded tunneling field-effect transistor for charging and discharging the semi-floating gate. This transistor operates at low voltages (≤2.0 volts), with a large threshold voltage window of 3.1 volts, and can achieve ultra–high-speed writing operations (on time scales of ~1 nanosecond). A linear dependence of drain current on light intensity was observed when the transistor was exposed to light, so possible applications include image sensing with high density and performance.
44
Izhar, Hussain, Vacca Marco, Riente Fabrizio, and Graziano Mariagrazia. "A Unified Approach for Performance Degradation Analysis from Transistor to Gate Level." International Journal of Electrical and Computer Engineering (IJECE) 8, no. 1 (2018): 412–20. https://doi.org/10.11591/ijece.v8i1.pp412-420.
Full textAbstract:
In this paper, we present an extensive analysis of the performance degradation in MOSFET based circuits. The physical effects that we consider are the random dopant fluctuation (RDF), the oxide thickness fluctuation (OTF) and the Hot-carrier-Instability (HCI). The work that we propose is based on two main key points: First, the performance degradation is studied considering BULK, Silicon-On-Insulator (SOI) and Double Gate (DG) MOSFET technologies. The analysis considers technology nodes from 45nm to 11nm. For the HCI effect we consider also the time-dependent evolution of the parameters of the circuit. Second, the analysis is performed from transistor level to gate level. Models are used to evaluate the variation of transistors key parameters, and how these variation affects performance at gate level as well.The work here presented was obtained using TAMTAMS Web, an open and publicly available framework for analysis of circuits based on transistors. The use of TAMTAMS Web greatly increases the value of this work, given that the analysis can be easily extended and improved in both complexity and depth.
45
Renukarani, S., Bhavana Godavarthi, SK Bia Roshini, and Mohammad Khadir. "A Novel concept on 8-Transistor Dynamic Feedback Control on Static RAM Cell Array." International Journal of Engineering & Technology 7, no. 2.20 (2018): 109. http://dx.doi.org/10.14419/ijet.v7i2.20.12185.
Full textAbstract:
A novel idea of 8-Transistor (8T) static random access memory cell with enhanced information stability, sub threshold operation may be outlined. Those prescribed novel built single-ended for dynamic control 8 transistors static RAM (SRAM) cell enhances the static noise margin (SNM) to grater low energy supply. The suggested 8T takes less read and write power supply compared to 6T. Those suggested 8T need higher static noise margin than that from 6T. The portable microprocessor chips need ultralow energy consuming circuits on use battery to more drawn out span. The power utilization might be minimized utilizing non-conventional gadget structures, new circuit topologies, and upgrading the architecture. Although, voltage scaling require of the operation completed over sub threshold for low power consumption, and there will be an inconvenience from exponential decrease in execution. However, to sub threshold regime, that data stability of SRAM cell might a chance to be a amazing issue and worsens for those scaling from claming MOSFET ought to sub-nanometer engineering technology.
46
Wong, Hei, and Kuniyuki Kakushima. "On the Vertically Stacked Gate-All-Around Nanosheet and Nanowire Transistor Scaling beyond the 5 nm Technology Node." Nanomaterials 12, no. 10 (2022): 1739. http://dx.doi.org/10.3390/nano12101739.
Full textAbstract:
This work performs a detailed comparison of the channel width folding effectiveness of the FinFET, vertically stacked nanosheet transistor (VNSFET), and vertically stacked nanowire transistor (VNWFET) under the constraints of the same vertical (fin) height and layout footprint size (fin width) defined by the same lithography and dry etching capabilities of a foundry. The results show that the nanosheet structure has advantages only when the intersheet spacing or vertical sheet pitch is less than the sheet width. Additionally, for the nanowire transistors, the wire spacing should be less than 57% of the wire diameter in order to have a folding ratio better than a FinFET with the same total height and footprint. Considering the technological constraints for the gate oxide and metal gate thicknesses, the minimum intersheet/interwire spacing should be in the range of 7 to 8 nm. Then, the VNSFET structure has the advantage of boosting the chip density over the FinFET ones only when the sheet width is wider than 8 nm. On the other hand, the VNWFET structure may have a better footprint sizing than the FinFET ones only when the nanowire diameter is larger than 14 nm. In addition, considering the different channel mobilities along the different surface directions of the silicon channel and also some other unfavorable natures such as more complicated processes, more significant surface roughness scattering, and parasitic capacitance effects, the nanosheet transistor does not show superior scaling capability than the FinFET counterpart when approaching the ultimate technology node.
47
Masalsky, Nikolay. "Silicon on isolator ribbon field-effect nanotransistors for high-sensitivity low-power biosensor." Journal of Engineering and Technological Sciences 54, no. 2 (2022): 220214. http://dx.doi.org/10.5614/j.eng.technol.sci.2022.54.2.14.
Full textAbstract:
Silicon nanowire field-effect transistors are discussed as biological sensors due to their excellent sensitivity due to the large surface-to-volume ratio and high selectivity with respect to a large number of analytes. A miniature sensor based on a long-channel fin field-effect transistor as a surface charge detector is being investigated. The three-gate configuration offers undeniable advantages over planar devices, since the edges are about a hundred nanometers wide and are characterized by increased conductivity, which leads to higher sensitivity. The characteristics of the transistor are optimized using 3D modeling performed by the computer-aided design software package TCAD, depending on the topological parameters of the transistor and the level of control voltages. Based on the obtained simulation results, a chip was manufactured on a SOI substrate based on self-aligning CMOS-compatible technological processes from top to bottom. It is established that thin structures with a reduced level of doping and low supply power have promising electrical characteristics for an effective approach to scaling a high-resolution pH sensor, which is of particular interest to integrated pH bioanalytics based on CMOS technology.
48
Et. al., Kothamasu Jyothi,. "9T SRAM CELL WITH MT-SVL TECHNIQUE FOR LEAKAGE POWER REDUCTION." INFORMATION TECHNOLOGY IN INDUSTRY 9, no. 2 (2021): 1139–43. http://dx.doi.org/10.17762/itii.v9i2.465.
Full textAbstract:
With the technology scaling there is a decrease in transistor size and increase in number of the transistors per a chip. It causes tremendous increase in complexity and the power dissipation of circuits. This paper mainly focuses on reduction of leakage power dissipation in SRAM 9T cells by employing multi threshold self controllable voltage level circuits (LSVL & USVL). The Simulation results show that with the employment of MT-SVL technique, leakage power is being reduced compared to the improved SVL technique. The overall simulation is done with CMOS 180nm technology, using the tool of Cadence Virtuoso.
49
Marrakh, R., and A. Bouhdada. "Modeling of the I–V Characteristics for LDD-nMOSFETs in Relation with Defects Induced by Hot-Carrier Injection." Active and Passive Electronic Components 26, no. 4 (2003): 197–204. http://dx.doi.org/10.1080/08827510310001624363.
Full textAbstract:
The hot-carrier injection is observed increasingly to degrade the I–V characteristics with the scaling of MOS transistors. For the lightly doped drain MOS transistor the injection of the hot-carriers, caused by the high electric field in the MOS structure, is localized in the LDD region. The modeling of the drain current in relation to defects due to the hot-carrier injection allows us to investigate the I–V characteristics and the transconductance of devices. Consequently, we can know the amount of the device degradation caused by these defects in order to find technological solutions to optimize reliability.
50
Sri Selvarajan, Reena, Azrul Azlan Hamzah, Norliana Yusof, and Burhanuddin Yeop Majlis. "Channel length scaling and electrical characterization of graphene field effect transistor (GFET)." Indonesian Journal of Electrical Engineering and Computer Science 15, no. 2 (2019): 697. http://dx.doi.org/10.11591/ijeecs.v15.i2.pp697-703.
Full textAbstract:
<p>The exclusive monoatomic framework of graphene makes it as an alluring material to be implemented in electronic devices. Thus, using graphene as charge carrying conducting channel material in Field Effect Transistors (FET) expedites the opportunities for production of ultrasensitive biosensors for future device applications. However, performance of GFET is influenced by various parameters, particularly by the length of conducting channel. Therefore, in this study we have investigated channel length scaling in performance of graphene field effect transistor (GFET) via simulation technique using Lumerical DEVICE software. The performance was analyzed based on electrical characterization of GFET with long and short conducting channels. It proves that conducting channel lengths have vast effect on ambipolar curve where short channel induces asymmetry in transfer characteristics curve where the n-branch is suppressed. Whereas for output characteristics, the performance of GFET heavily degraded as the channel length is reduced in short channels of GFET. Therefore, channel length scaling is a vital parameter in determining the performance of GFET in various fields, particularly in biosensing applications for ultrasensitive detection.</p>