Zaloguj się

Gotowe bibliografie tematyczne / Metal oxide semiconductor field-effect transistors / Artykuły w czasopismach

Kliknij ten link, aby zobaczyć inne rodzaje publikacji na ten temat: Metal oxide semiconductor field-effect transistors.

Artykuły w czasopismach na temat „Metal oxide semiconductor field-effect transistors”

Autor: Grafiati

Data publikacji: 4 czerwca 2021

Data aktualizacji: 28 lipca 2024

Utwórz poprawne odniesienie w stylach APA, MLA, Chicago, Harvard i wielu innych

Wybierz rodzaj źródła:

Sprawdź 50 najlepszych artykułów w czasopismach naukowych na temat „Metal oxide semiconductor field-effect transistors”.

Przycisk „Dodaj do bibliografii” jest dostępny obok każdej pracy w bibliografii. Użyj go – a my automatycznie utworzymy odniesienie bibliograficzne do wybranej pracy w stylu cytowania, którego potrzebujesz: APA, MLA, Harvard, Chicago, Vancouver itp.

Możesz również pobrać pełny tekst publikacji naukowej w formacie „.pdf” i przeczytać adnotację do pracy online, jeśli odpowiednie parametry są dostępne w metadanych.

Przeglądaj artykuły w czasopismach z różnych dziedzin i twórz odpowiednie bibliografie.

1

Kumar, Prateek, Maneesha Gupta, Naveen Kumar, Marlon D. Cruz, Hemant Singh, Ishan, and Kartik Anand. "Performance Evaluation of Silicon-Transition Metal Dichalcogenides Heterostructure Based Steep Subthreshold Slope-Field Effect Transistor Using Non-Equilibrium Green’s Function." Sensor Letters 18, no. 6 (June 1, 2020): 468–76. http://dx.doi.org/10.1166/sl.2020.4236.

Pełny tekst źródła

Streszczenie:

With technology invading nanometer regime performance of the Metal-Oxide-semiconductor Field Effect Transistor is largely hampered by short channel effects. Most of the simulation tools available do not include short channel effects and quantum effects in the analysis which raises doubt on their authenticity. Although researchers have tried to provide an alternative in the form of tunnel field-effect transistors, junction-less transistors, etc. but they all suffer from their own set of problems. Therefore, Metal-Oxide-Semiconductor Field-Effect Transistor remains the backbone of the VLSI indus

Style APA, Harvard, Vancouver, ISO itp.

2

Anderson, Jackson, Yanbo He, Bichoy Bahr, and Dana Weinstein. "Integrated acoustic resonators in commercial fin field-effect transistor technology." Nature Electronics 5, no. 9 (September 23, 2022): 611–19. http://dx.doi.org/10.1038/s41928-022-00827-6.

Pełny tekst źródła

Streszczenie:

AbstractIn radio communication, the growth of beamforming and multiple-input–multiple-output technologies, which increase transceiver complexity, have led to a drive to reduce the size, weight and power of radio components by integrating them into a single system on chip. One approach is to integrate the frequency references of acoustic microelectromechanical systems (MEMS) with complementary metal–oxide–semiconductor processes, typically through a MEMS-first or MEMS-last approach that requires process customization. Here we report unreleased acoustic resonators that are fabricated in 14 nm fi

Style APA, Harvard, Vancouver, ISO itp.

3

Weng, Wu-Te, Yao-Jen Lee, Horng-Chih Lin, and Tiao-Yuan Huang. "Plasma-Induced Damage on the Reliability of Hf-Based High-k/Dual Metal-Gates Complementary Metal Oxide Semiconductor Technology." International Journal of Plasma Science and Engineering 2009 (December 14, 2009): 1–10. http://dx.doi.org/10.1155/2009/308949.

Pełny tekst źródła

Streszczenie:

This study examines the effects of plasma-induced damage (PID) on Hf-based high-k/dual metal-gates transistors processed with advanced complementary metal-oxide-semiconductor (CMOS) technology. In addition to the gate dielectric degradations, this study demonstrates that thinning the gate dielectric reduces the impact of damage on transistor reliability including the positive bias temperature instability (PBTI) of n-channel metal-oxide-semiconductor field-effect transistors (NMOSFETs) and the negative bias temperature instability (NBTI) of p-channel MOSFETs. This study shows that high-k/metal-

Style APA, Harvard, Vancouver, ISO itp.

4

John Chelliah, Cyril R. A., and Rajesh Swaminathan. "Current trends in changing the channel in MOSFETs by III–V semiconducting nanostructures." Nanotechnology Reviews 6, no. 6 (November 27, 2017): 613–23. http://dx.doi.org/10.1515/ntrev-2017-0155.

Pełny tekst źródła

Streszczenie:

AbstractThe quest for high device density in advanced technology nodes makes strain engineering increasingly difficult in the last few decades. The mechanical strain and performance gain has also started to diminish due to aggressive transistor pitch scaling. In order to continue Moore’s law of scaling, it is necessary to find an effective way to enhance carrier transport in scaled dimensions. In this regard, the use of alternative nanomaterials that have superior transport properties for metal-oxide-semiconductor field-effect transistor (MOSFET) channel would be advantageous. Because of the e

Style APA, Harvard, Vancouver, ISO itp.

5

Duan, Haoyuan. "From MOSFET to FinFET to GAAFET: The evolution, challenges, and future prospects." Applied and Computational Engineering 50, no. 1 (March 25, 2024): 113–20. http://dx.doi.org/10.54254/2755-2721/50/20241285.

Pełny tekst źródła

Streszczenie:

With the swift progression of semiconductor technology, the transition from Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs) to Fin Field-Effect Transistors (FinFETs) and further to Gate-All-Around Field-Effect Transistors (GAAFETs) presents significant potential for the future of electronic devices and systems. This article delves into the intricate applications, challenges, and prospective evolutions associated with FinFET and GAAFET technologies. Findings suggest that these technologies are particularly apt for low-power logic systems, high-performance computing, and artificial

Style APA, Harvard, Vancouver, ISO itp.

6

Ouyang, Zhuping, Wanxia Wang, Mingjiang Dai, Baicheng Zhang, Jianhong Gong, Mingchen Li, Lihao Qin, and Hui Sun. "Research Progress of p-Type Oxide Thin-Film Transistors." Materials 15, no. 14 (July 8, 2022): 4781. http://dx.doi.org/10.3390/ma15144781.

Pełny tekst źródła

Streszczenie:

The development of transparent electronics has advanced metal–oxide–semiconductor Thin-Film transistor (TFT) technology. In the field of flat-panel displays, as basic units, TFTs play an important role in achieving high speed, brightness, and screen contrast ratio to display information by controlling liquid crystal pixel dots. Oxide TFTs have gradually replaced silicon-based TFTs owing to their field-effect mobility, stability, and responsiveness. In the market, n-type oxide TFTs have been widely used, and their preparation methods have been gradually refined; however, p-Type oxide TFTs with

Style APA, Harvard, Vancouver, ISO itp.

7

Choi, Woo Young, Jong Duk Lee, and Byung-Gook Park. "Integration Process of Impact-Ionization Metal–Oxide–Semiconductor Devices with Tunneling Field-Effect-Transistors and Metal–Oxide–Semiconductor Field-Effect Transistors." Japanese Journal of Applied Physics 46, no. 1 (January 10, 2007): 122–24. http://dx.doi.org/10.1143/jjap.46.122.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

8

Bendada, E., K. Raïs, P. Mialhe, and J. P. Charles. "Surface Recombination Via Interface Defects in Field Effect Transistors." Active and Passive Electronic Components 21, no. 1 (1998): 61–71. http://dx.doi.org/10.1155/1998/91648.

Pełny tekst źródła

Streszczenie:

Recombination current at the oxide-semiconductor interface of metal-oxide-semiconductor devices has been analyzed and compared with the experimental result. The activity of interface traps is dependent on the energy level and on the operating conditions. A model is shown to be powerful to describe the effect of energy level of bulk recombination centers on the values of reverse recombination current.

Style APA, Harvard, Vancouver, ISO itp.

9

Choi, Woo Young. "Comparative Study of Tunneling Field-Effect Transistors and Metal–Oxide–Semiconductor Field-Effect Transistors." Japanese Journal of Applied Physics 49, no. 4 (April 20, 2010): 04DJ12. http://dx.doi.org/10.1143/jjap.49.04dj12.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

10

Diao Wenhao, 刁文豪, 江伟华 Jiang Weihua, and 王新新 Wang Xinxin. "Marx generator using metal-oxide-semiconductor field-effect transistors." High Power Laser and Particle Beams 22, no. 3 (2010): 565–68. http://dx.doi.org/10.3788/hplpb20102203.0565.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

11

Irokawa, Y., Y. Nakano, M. Ishiko, T. Kachi, J. Kim, F. Ren, B. P. Gila, et al. "GaN enhancement mode metal-oxide semiconductor field effect transistors." physica status solidi (c) 2, no. 7 (May 2005): 2668–71. http://dx.doi.org/10.1002/pssc.200461280.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

12

Атамуратова, З. А., А. Юсупов, Б. О. Халикбердиев та А. Э. Атамуратов. "Аномальное поведение боковой C-V-характеристики МНОП-транзистора со встроенным локальным зарядом в нитридном слое". Журнал технической физики 89, № 7 (2019): 1067. http://dx.doi.org/10.21883/jtf.2019.07.47801.319-18.

Pełny tekst źródła

Streszczenie:

C-V dependence of lateral source-base transition of metal-nitride-oxide-semiconductor field effect transistor with localized nitride trapped charge is simulated. Localizing the charge induce anomalous jumping or recession of the capacitance at defined applied voltage. The change of capacitance is connected with redistribution of carriers at semiconductor surface induced by charge trapping. The anomalous behaviour of the capacitance can be used at detecting the localized charge trapped in the dielectric layer of field effect transistors.

Style APA, Harvard, Vancouver, ISO itp.

13

GILDENBLAT, G., and D. FOTY. "LOW TEMPERATURE MODELS OF METAL OXIDE SEMICONDUCTOR FIELD-EFFECT TRANSISTORS." International Journal of High Speed Electronics and Systems 06, no. 02 (June 1995): 317–73. http://dx.doi.org/10.1142/s0129156495000092.

Pełny tekst źródła

Streszczenie:

We review the modeling of silicon MOS devices in the 10–300 K temperature range with an emphasis on the specifics of low-temperature operation. Recently developed one-dimensional models of long-channel transistors are discussed in connection with experimental determination and verification of the effective channel mobility in a wide temperature range. We also present analytical pseudo-two-dimensional models of short-channel devices which have been proposed for potential use in circuit simulators. Several one-, two-, and three-dimensional numerical models are discussed in order to gain insight

Style APA, Harvard, Vancouver, ISO itp.

14

Chang, Wen-Teng, Hsu-Jung Hsu, and Po-Heng Pao. "Vertical Field Emission Air-Channel Diodes and Transistors." Micromachines 10, no. 12 (December 6, 2019): 858. http://dx.doi.org/10.3390/mi10120858.

Pełny tekst źródła

Streszczenie:

Vacuum channel transistors are potential candidates for low-loss and high-speed electronic devices beyond complementary metal-oxide-semiconductors (CMOS). When the nanoscale transport distance is smaller than the mean free path (MFP) in atmospheric pressure, a transistor can work in air owing to the immunity of carrier collision. The nature of a vacuum channel allows devices to function in a high-temperature radiation environment. This research intended to investigate gate location in a vertical vacuum channel transistor. The influence of scattering under different ambient pressure levels was

Style APA, Harvard, Vancouver, ISO itp.

15

Yang, Ji-Woon, Chang Seo Park, Casey E. Smith, Hemant Adhikari, Jeff Huang, Dawei Heh, Prashant Majhi, and Raj Jammy. "Mitigation of Complementary Metal–Oxide–Semiconductor Variability with Metal Gate Metal–Oxide–Semiconductor Field-Effect Transistors." Japanese Journal of Applied Physics 48, no. 4 (April 20, 2009): 04C056. http://dx.doi.org/10.1143/jjap.48.04c056.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

16

Marcoux, J., J. Orchard-Webb, and J. F. Currie. "Complementary metal oxide semiconductor-compatible junction field-effect transistor characterization." Canadian Journal of Physics 65, no. 8 (August 1, 1987): 982–86. http://dx.doi.org/10.1139/p87-156.

Pełny tekst źródła

Streszczenie:

We report on the fabrication and electrical characterization of a vertical junction-gate field-effect transistor (JFET) that is compatible with all complementary metal oxide semiconductor (CMOS) technologies. It can be used as a buried load for an enhancement n-channel metal oxide semiconductor field-effect transistor (n-MOSFET), replacing the p-MOSFET within the standard CMOS inverter configuration and resulting in a 40% net area economy in standard cells. To be entirely CMOS process compatible, this JFET device differs from others in the literature in that dopant concentrations in the n subs

Style APA, Harvard, Vancouver, ISO itp.

17

Ahmed Mohammede, Arsen, Zaidoon Khalaf Mahmood, and Hüseyin Demirel. "Study of finfet transistor: critical and literature review in finfet transistor in the active filter." 3C TIC: Cuadernos de desarrollo aplicados a las TIC 12, no. 1 (March 31, 2023): 65–81. http://dx.doi.org/10.17993/3ctic.2023.121.65-81.

Pełny tekst źródła

Streszczenie:

For several decades, the development of metal-oxide-semiconductor field-effect transistors have made available to us better circuit time and efficiency per function with each successive generation of CMOS technology. However, basic product and manufacturing technology limitations will make continuing transistor scaling difficult in the sub-32 nm zone. Field impact transistors with fins were developed. offered as a viable solution to the scalability difficulties. Fin field effect transistors can be made in the same way as regular CMOS transistors, allowing for a quick transition to production.

Style APA, Harvard, Vancouver, ISO itp.

18

Zhao, Jian H. "Silicon Carbide Power Field-Effect Transistors." MRS Bulletin 30, no. 4 (April 2005): 293–98. http://dx.doi.org/10.1557/mrs2005.76.

Pełny tekst źródła

Streszczenie:

AbstractSilicon carbide power field-effect transistors, including power vertical-junction FETs (VJFETs) and metal oxide semiconductor FETs (MOSFETs), are unipolar power switches that have been investigated for high-temperature and high-power-density applications. Recent progress and results will be reviewed for different device designs such as normally-OFF and normally-ON VJFETs, double-implanted MOSFETs, and U-shaped-channel MOSFETs. The advantages and disadvantages of SiC VJFETs and MOSFETs will be discussed. Remaining challenges will be identified.

Style APA, Harvard, Vancouver, ISO itp.

19

Dobrovolsky, V. N., and A. N. Krolevets. "Theory of magnetic-field-sensitive metal–oxide–semiconductor field-effect transistors." Journal of Applied Physics 85, no. 3 (February 1999): 1956–60. http://dx.doi.org/10.1063/1.369187.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

20

Sverdlov, Viktor, and Seung-Bok Choi. "Editorial for the Special Issue on Magnetic and Spin Devices, Volume II." Micromachines 14, no. 11 (November 20, 2023): 2131. http://dx.doi.org/10.3390/mi14112131.

Pełny tekst źródła

Streszczenie:

Although the miniaturization of metal–oxide–semiconductor field effect transistors (MOSFETs)—the main driver behind an outstanding increase in the speed, performance, density, and complexity of modern integrated circuits—is continuing, numerous outstanding technological challenges in complimentary metal–oxide–semiconductor (CMOS) device miniaturization are slowly bringing the downscaling to saturation [...]

Style APA, Harvard, Vancouver, ISO itp.

21

Yang, Ji-Woon, Chang Seo Park, Casey E. Smith, Hemant Adhikari, Jeff Huang, Dawei Heh, Prashant Majhi, and Raj Jammy. "Erratum: “Mitigation of Complementary Metal–Oxide–Semiconductor Variability with Metal Gate Metal–Oxide–Semiconductor Field-Effect Transistors”." Japanese Journal of Applied Physics 50, no. 11R (November 1, 2011): 119201. http://dx.doi.org/10.7567/jjap.50.119201.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

22

Yang, Ji-Woon, Chang Seo Park, Casey E. Smith, Hemant Adhikari, Jeff Huang, Dawei Heh, Prashant Majhi, and Raj Jammy. "Erratum: “Mitigation of Complementary Metal–Oxide–Semiconductor Variability with Metal Gate Metal–Oxide–Semiconductor Field-Effect Transistors”." Japanese Journal of Applied Physics 50 (October 31, 2011): 119201. http://dx.doi.org/10.1143/jjap.50.119201.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

23

Belford, R. E., B. P. Guo, Q. Xu, S. Sood, A. A. Thrift, A. Teren, A. Acosta, L. A. Bosworth, and J. S. Zell. "Strain enhanced p-type metal oxide semiconductor field effect transistors." Journal of Applied Physics 100, no. 6 (September 15, 2006): 064903. http://dx.doi.org/10.1063/1.2335678.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

24

Lan, H. S., Y. T. Chen, William Hsu, H. C. Chang, J. Y. Lin, W. C. Chang, and C. W. Liu. "Electron scattering in Ge metal-oxide-semiconductor field-effect transistors." Applied Physics Letters 99, no. 11 (September 12, 2011): 112109. http://dx.doi.org/10.1063/1.3640237.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

25

Kleinsasser, A. W., and T. N. Jackson. "Critical currents of superconducting metal-oxide-semiconductor field-effect transistors." Physical Review B 42, no. 13 (November 1, 1990): 8716–19. http://dx.doi.org/10.1103/physrevb.42.8716.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

26

Surya, C., and T. Y. Hsiang. "Surface mobility fluctuations in metal-oxide-semiconductor field-effect transistors." Physical Review B 35, no. 12 (April 15, 1987): 6343–47. http://dx.doi.org/10.1103/physrevb.35.6343.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

27

Huang, Feng-Jung, and K. K. O. "Metal-oxide semiconductor field-effect transistors using Schottky barrier drains." Electronics Letters 33, no. 15 (1997): 1341. http://dx.doi.org/10.1049/el:19970904.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

28

Fiori, G., and G. Iannaccone. "Modeling of ballistic nanoscale metal-oxide-semiconductor field effect transistors." Applied Physics Letters 81, no. 19 (November 4, 2002): 3672–74. http://dx.doi.org/10.1063/1.1519349.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

29

Rumyantsev, S. L., N. Pala, M. S. Shur, R. Gaska, M. E. Levinshtein, M. Asif Khan, G. Simin, X. Hu, and J. Yang. "Low frequency noise in GaN metal semiconductor and metal oxide semiconductor field effect transistors." Journal of Applied Physics 90, no. 1 (July 2001): 310–14. http://dx.doi.org/10.1063/1.1372364.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

30

Agha, Firas, Yasir Naif, and Mohammed Shakib. "Review of Nanosheet Transistors Technology." Tikrit Journal of Engineering Sciences 28, no. 1 (May 20, 2021): 40–48. http://dx.doi.org/10.25130/tjes.28.1.05.

Pełny tekst źródła

Streszczenie:

Nano-sheet transistor can be defined as a stacked horizontally gate surrounding the channel on all direction. This new structure is earning extremely attention from research to cope the restriction of current Fin Field Effect Transistor (FinFET) structure. To further understand the characteristics of nano-sheet transistors, this paper presents a review of this new nano-structure of Metal Oxide Semiconductor Field Effect Transistor (MOSFET), this new device that consists of a metal gate material. Lateral nano-sheet FET is now targeting for 3nm Complementary MOS (CMOS) technology node. In this r

Style APA, Harvard, Vancouver, ISO itp.

31

Bennett, Brian R., Mario G. Ancona, and J. Brad Boos. "Compound Semiconductors for Low-Power p-Channel Field-Effect Transistors." MRS Bulletin 34, no. 7 (July 2009): 530–36. http://dx.doi.org/10.1557/mrs2009.141.

Pełny tekst źródła

Streszczenie:

AbstractResearch in n-channel field-effect transistors based upon III–V compound semiconductors has been very productive over the last 30 years, with successful applications in a variety of high-speed analog circuits. For digital applications, complementary circuits are desirable to minimize static power consumption. Hence, p-channel transistors are also needed. Unfortunately, hole mobilities are generally much lower than electron mobilities for III–V compounds. This article reviews the recent work to enhance hole mobilities in antimonide-based quantum wells. Epitaxial heterostructures have be

Style APA, Harvard, Vancouver, ISO itp.

32

Palma, Fabrizio. "Self-Mixing Model of Terahertz Rectification in a Metal Oxide Semiconductor Capacitance." Electronics 9, no. 3 (March 14, 2020): 479. http://dx.doi.org/10.3390/electronics9030479.

Pełny tekst źródła

Streszczenie:

Metal oxide semiconductor (MOS) capacitance within field effect transistors are of great interest in terahertz (THz) imaging, as they permit high-sensitivity, high-resolution detection of chemical species and images using integrated circuit technology. High-frequency detection based on MOS technology has long been justified using a mechanism described by the plasma wave detection theory. The present study introduces a new interpretation of this effect based on the self-mixing process that occurs in the field effect depletion region, rather than that within the channel of the transistor. The pr

Style APA, Harvard, Vancouver, ISO itp.

33

Lee, Su Yeon, Hyun Kyu Seo, Se Yeon Jeong, and Min Kyu Yang. "Improved Electrical Characteristics of Field Effect Transistors with GeSeTe-Based Ovonic Threshold Switching Devices." Materials 16, no. 12 (June 11, 2023): 4315. http://dx.doi.org/10.3390/ma16124315.

Pełny tekst źródła

Streszczenie:

Hyper-field effect transistors (hyper-FETs) are crucial in the development of low-power logic devices. With the increasing significance of power consumption and energy efficiency, conventional logic devices can no longer achieve the required performance and low-power operation. Next-generation logic devices are designed based on complementary metal-oxide-semiconductor circuits, and the subthreshold swing of existing metal-oxide semiconductor field effect transistors (MOSFETs) cannot be reduced below 60 mV/dec at room temperature owing to the thermionic carrier injection mechanism in the source

Style APA, Harvard, Vancouver, ISO itp.

34

Toumazou, Christofer, Tan Sri Lim Kok Thay, and Pantelis Georgiou. "A new era of semiconductor genetics using ion-sensitive field-effect transistors: the gene-sensitive integrated cell." Philosophical Transactions of the Royal Society A: Mathematical, Physical and Engineering Sciences 372, no. 2012 (March 28, 2014): 20130112. http://dx.doi.org/10.1098/rsta.2013.0112.

Pełny tekst źródła

Streszczenie:

Semiconductor genetics is now disrupting the field of healthcare owing to the rapid parallelization and scaling of DNA sensing using ion-sensitive field-effect transistors (ISFETs) fabricated using commercial complementary metal -oxide semiconductor technology. The enabling concept of DNA reaction monitoring introduced by Toumazou has made this a reality and we are now seeing relentless scaling with Moore's law ultimately achieving the $100 genome. In this paper, we present the next evolution of this technology through the creation of the gene-sensitive integrated cell (GSIC) for label-free re

Style APA, Harvard, Vancouver, ISO itp.

35

RUMYANTSEV, S. L., N. PALA, M. S. SHUR, M. E. LEVINSHTEIN, P. A. IVANOV, M. ASIF KHAN, G. SIMIN, et al. "LOW-FREQUENCY NOISE IN AlGaN/GaN HETEROSTRUCTURE FIELD EFFECT TRANSISTORS AND METAL OXIDE SEMICONDUCTOR HETEROSTRUCTURE FIELD EFFECT TRANSISTORS." Fluctuation and Noise Letters 01, no. 04 (December 2001): L221—L226. http://dx.doi.org/10.1142/s0219477501000469.

Pełny tekst źródła

Streszczenie:

The dependence of the 1/f noise on 2D electron concentration in the channel n Ch of AlGaN/GaN Heterostructure Field Effect Transistors and Metal Oxide Semiconductor Heterostructure Field Effect Transistors has been studied and compared. The dependencies of Hooge parameter αCh for the noise sources located in the channel of the transistors on sheet electron concentration are found identical for both types of devices. The increase of the Hooge parameter αCh with the decrease of the channel concentration observed in both types of devices confirms that the noise sources are located in the region u

Style APA, Harvard, Vancouver, ISO itp.

36

Preisler, E. J., S. Guha, B. R. Perkins, D. Kazazis, and A. Zaslavsky. "Ultrathin epitaxial germanium on crystalline oxide metal-oxide-semiconductor-field-effect transistors." Applied Physics Letters 86, no. 22 (May 30, 2005): 223504. http://dx.doi.org/10.1063/1.1941451.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

37

Yang, Jianan, John P. Denton, and Gerold W. Neudeck. "Edge transistor elimination in oxide trench isolated N-channel metal–oxide–semiconductor field effect transistors." Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures 19, no. 2 (2001): 327. http://dx.doi.org/10.1116/1.1358854.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

38

Sun, Y., S. E. Thompson, and T. Nishida. "Physics of strain effects in semiconductors and metal-oxide-semiconductor field-effect transistors." Journal of Applied Physics 101, no. 10 (May 15, 2007): 104503. http://dx.doi.org/10.1063/1.2730561.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

39

Natori, Kenji. "Ballistic metal‐oxide‐semiconductor field effect transistor." Journal of Applied Physics 76, no. 8 (October 15, 1994): 4879–90. http://dx.doi.org/10.1063/1.357263.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

40

Maity, Heranmoy. "A New Approach to Design and Implementation of 2-Input XOR Gate Using 4-Transistor." Micro and Nanosystems 12, no. 3 (December 1, 2020): 240–42. http://dx.doi.org/10.2174/1876402912666200309120205.

Pełny tekst źródła

Streszczenie:

Aim: This paper proposed the design and implementation of a 2-input XOR gate using 4- transistor. Method : The XOR gate can be designed using NOT gate and 2:1 multiplexer. The NOT gate is designed using two metal–oxide–semiconductor field-effect transistors MOSFETs and an approximate 2:1 multiplexer. The 2:1 multiplexer is designed using two MOSFETs. So, an XOR gate can be designed using four transistors. Results: The proposed work theoretically and experimentally describes the 2-input XOR gate using 4- transistor. The proposed work was verified using Xilinx (ISE Design Suite).

Style APA, Harvard, Vancouver, ISO itp.

41

Kaneko, Kentaro, Yoshito Ito, Takayuki Uchida, and Shizuo Fujita. "Growth and metal–oxide–semiconductor field-effect transistors of corundum-structured alpha indium oxide semiconductors." Applied Physics Express 8, no. 9 (September 1, 2015): 095503. http://dx.doi.org/10.7567/apex.8.095503.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

42

Ferain, Isabelle, Cynthia A. Colinge, and Jean-Pierre Colinge. "Multigate transistors as the future of classical metal–oxide–semiconductor field-effect transistors." Nature 479, no. 7373 (November 2011): 310–16. http://dx.doi.org/10.1038/nature10676.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

43

Nakatsuka, Nako, Kyung-Ae Yang, John M. Abendroth, Kevin M. Cheung, Xiaobin Xu, Hongyan Yang, Chuanzhen Zhao, et al. "Aptamer–field-effect transistors overcome Debye length limitations for small-molecule sensing." Science 362, no. 6412 (September 6, 2018): 319–24. http://dx.doi.org/10.1126/science.aao6750.

Pełny tekst źródła

Streszczenie:

Detection of analytes by means of field-effect transistors bearing ligand-specific receptors is fundamentally limited by the shielding created by the electrical double layer (the “Debye length” limitation). We detected small molecules under physiological high–ionic strength conditions by modifying printed ultrathin metal-oxide field-effect transistor arrays with deoxyribonucleotide aptamers selected to bind their targets adaptively. Target-induced conformational changes of negatively charged aptamer phosphodiester backbones in close proximity to semiconductor channels gated conductance in phys

Style APA, Harvard, Vancouver, ISO itp.

44

Palma, Fabrizio. "Physical Insights into THz Rectification in Metal–Oxide–Semiconductor Transistors." Electronics 13, no. 7 (March 25, 2024): 1192. http://dx.doi.org/10.3390/electronics13071192.

Pełny tekst źródła

Streszczenie:

Metal–oxide–semiconductor field-effect transistors (MOSFETs) have proven to be effective devices for rectifying electromagnetic radiation at extremely high frequencies, approximately 1 THz. This paper presents a new interpretation of the THz rectification process in the structure of an MOS transistor. The rectification depends on the nonlinear effect of the carrier dynamics. The paper shows that the so-called self-mixing effect occurs within the interface region between the source and the channel. The basic tool used numerical TCAD simulations, which offer a direct interpretation of different

Style APA, Harvard, Vancouver, ISO itp.

45

Haugerud, B. M., L. A. Bosworth, and R. E. Belford. "Mechanically induced strain enhancement of metal–oxide–semiconductor field effect transistors." Journal of Applied Physics 94, no. 6 (September 15, 2003): 4102–7. http://dx.doi.org/10.1063/1.1602562.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

46

Chen, Qiang, and James D. Meindl. "Nanoscale metal–oxide–semiconductor field-effect transistors: scaling limits and opportunities." Nanotechnology 15, no. 10 (July 24, 2004): S549—S555. http://dx.doi.org/10.1088/0957-4484/15/10/009.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

47

Gaubert, Philippe, Akinobu Teramoto, Shigetoshi Sugawa, and Tadahiro Ohmi. "Hole Mobility in Accumulation Mode Metal–Oxide–Semiconductor Field-Effect Transistors." Japanese Journal of Applied Physics 51, no. 4S (April 1, 2012): 04DC07. http://dx.doi.org/10.7567/jjap.51.04dc07.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

48

Irokawa, Y., Y. Nakano, M. Ishiko, T. Kachi, J. Kim, F. Ren, B. P. Gila, et al. "MgO/p-GaN enhancement mode metal-oxide semiconductor field-effect transistors." Applied Physics Letters 84, no. 15 (April 12, 2004): 2919–21. http://dx.doi.org/10.1063/1.1704876.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

49

Omura, Yasuhisa. "Hooge parameter in buried-channel metal-oxide-semiconductor field-effect transistors." Journal of Applied Physics 91, no. 3 (February 2002): 1378–84. http://dx.doi.org/10.1063/1.1434543.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

50

Navid, Reza, Christoph Jungemann, Thomas H. Lee, and Robert W. Dutton. "High-frequency noise in nanoscale metal oxide semiconductor field effect transistors." Journal of Applied Physics 101, no. 12 (June 15, 2007): 124501. http://dx.doi.org/10.1063/1.2740345.

Pełny tekst źródła

Style APA, Harvard, Vancouver, ISO itp.

Oferujemy zniżki na wszystkie plany premium dla autorów, których prace zostały uwzględnione w tematycznych zestawieniach literatury. Skontaktuj się z nami, aby uzyskać unikalny kod promocyjny!