To see the other types of publications on this topic, follow the link: Central Processing Unit (CPU).

Journal articles on the topic 'Central Processing Unit (CPU)'

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the top 50 journal articles for your research on the topic 'Central Processing Unit (CPU).'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Browse journal articles on a wide variety of disciplines and organise your bibliography correctly.

1

Rai, Ankush, and Jagadeesh Kannan R. "CENTRAL PROCESSING UNIT-GRAPHICS PROCESSING UNIT COMPUTING SCHEME FOR MULTI-OBJECT TRACKING IN SURVEILLANCE." Asian Journal of Pharmaceutical and Clinical Research 10, no. 13 (2017): 251. http://dx.doi.org/10.22159/ajpcr.2017.v10s1.19651.

Full text
Abstract:
This research work presents a novel central processing unit-graphics processing unit (CPU-GPU) computing scheme for multiple object trackingduring a surveillance operation. This facilitates nonlinear computational jobs to avail completion of computation in minimal processing time for tracking function. The work is divided into two essential objectives. First is to dynamically divide the processing operations into parallel units, and second is to reduce the communication between CPU-GPU processing units.
APA, Harvard, Vancouver, ISO, and other styles
2

Bhadrayya, Sowmya Kandiga, and Vishwas Bangalore Ravishankar. "Central processing unit load reduction through application code optimization and memory management." International Journal of Reconfigurable and Embedded Systems (IJRES) 14, no. 1 (2025): 79. https://doi.org/10.11591/ijres.v14.i1.pp79-88.

Full text
Abstract:
Central processing unit (CPU) loading refers to the amount of processing power a CPU uses to execute a given set of commands or perform an exact task. Higher CPU load can lead to slower, sluggish performance, reduced lifespan, and reduced system stability. Using the CPU Load trace results, the performance bottlenecks can be identified and suitable methods can be adopted to reduce the load on the CPU. For an ideal embedded system, the CPU should be in idle state for around 70% of CPU usage time. In this paper, three types of optimization techniques are implemented, which include application cod
APA, Harvard, Vancouver, ISO, and other styles
3

Kandiga, Bhadrayya Sowmya, and Ravishankar Vishwas Bangalore. "Central processing unit load reduction through application code optimization and memory management." International Journal of Reconfigurable and Embedded Systems (IJRES) 14, no. 1 (2025): 79–88. https://doi.org/10.11591/ijres.v14.i1.pp79-88.

Full text
Abstract:
Central processing unit (CPU) loading refers to the amount of processing power a CPU uses to execute a given set of commands or perform an exact task. Higher CPU load can lead to slower, sluggish performance, reduced lifespan, and reduced system stability. Using the CPU Load trace results, the performance bottlenecks can be identified and suitable methods can be adopted to reduce the load on the CPU. For an ideal embedded system, the CPU should be in idle state for around 70% of CPU usage time. In this paper, three types of optimization techniques are implemented, which include application cod
APA, Harvard, Vancouver, ISO, and other styles
4

Ayush, Bhardwaj, and B. Ramesh K. "Designing a Graphics Processing Unit with advanced Arithmetic Logic Unit Resulting Improved Performance." Research and Applications: Emerging Technologies 6, no. 3 (2024): 38–46. https://doi.org/10.5281/zenodo.12720907.

Full text
Abstract:
<em>This paper explores microprocessor intricacies, particularly the central processing unit (CPU) and the graphics processing unit (GPU). The CPU, dubbed a computer's brain, features critical components like the Control Unit (CU), Arithmetic Logic Unit (ALU), and Memory Unit (MU), orchestrating instruction execution and system resource management. Contrarily, GPUs, initially for graphics rendering, now excel in parallel processing, aiding tasks beyond graphics. It compares CPU and GPU architectures, emphasizing their parallel processing and memory hierarchy. The graphics rendering pipeline's
APA, Harvard, Vancouver, ISO, and other styles
5

Yang, Min Kyu, and Jae-Seung Jeong. "Optimized Hybrid Central Processing Unit–Graphics Processing Unit Workflow for Accelerating Advanced Encryption Standard Encryption: Performance Evaluation and Computational Modeling." Applied Sciences 15, no. 7 (2025): 3863. https://doi.org/10.3390/app15073863.

Full text
Abstract:
This study addresses the growing demand for scalable data encryption by evaluating the performance of AES (Advanced Encryption Standard) encryption and decryption using CBC (Cipher Block Chaining) and CTR (Counter Mode) modes across various CPU (Central Processing Unit) and GPU (Graphics Processing Unit) hardware models. The objective is to highlight GPU acceleration benefits and propose an optimized hybrid CPU–GPU workflow for large-scale data security. Methods include benchmarking encryption performance with provided data, mathematical models, and computational analysis. The results indicate
APA, Harvard, Vancouver, ISO, and other styles
6

A. Mohamad Alshiha, Abeer, Mohammed Wajid Al-Neama, and Abdalrahman R. Qubaa. "Biometric face recognition method using graphics processing unit system." Indonesian Journal of Electrical Engineering and Computer Science 30, no. 1 (2023): 183. http://dx.doi.org/10.11591/ijeecs.v30.i1.pp183-191.

Full text
Abstract:
The expansion of biometric applications and databases is worrying. Processing extensive or sophisticated biometric data results in longer wait times, which might restrict application usefulness. This work focuses on accelerating the processing of biometric data and proposes a parallel method of data processing that exceeds the capabilities of a central processing unit (CPU). The combination of the graphics processing unit (GPU) and compute unified device architecture (CUDA) results in at least three times the processing speed of a published accurate and secure multimodal biometric system. The
APA, Harvard, Vancouver, ISO, and other styles
7

Abeer, A. Mohamad Alshiha, Wajid Al-Neama Mohammed, and R. Qubaa Abdalrahman. "Biometric face recognition method using graphics processing unit system." Biometric face recognition method using graphics processing unit system 30, no. 1 (2023): 183–91. https://doi.org/10.11591/ijeecs.v30.i1.pp183-191.

Full text
Abstract:
The expansion of biometric applications and databases is worrying. Processing extensive or sophisticated biometric data results in longer wait times, which might restrict application usefulness. This work focuses on accelerating the processing of biometric data and proposes a parallel method of data processing that exceeds the capabilities of a central processing unit (CPU). The combination of the graphics processing unit (GPU) and compute unified device architecture (CUDA) results in at least three times the processing speed of a published accurate and secure multimodal biometric system. The
APA, Harvard, Vancouver, ISO, and other styles
8

Keluskar, Yugesh C., Megha M. Navada, Chaitanya S. Jage, and Navin G. Singhaniya. "Implementation of Airy function using Graphics Processing Unit (GPU)." ITM Web of Conferences 32 (2020): 03052. http://dx.doi.org/10.1051/itmconf/20203203052.

Full text
Abstract:
Special mathematical functions are an integral part of Fractional Calculus, one of them is the Airy function. But it’s a gruelling task for the processor as well as system that is constructed around the function when it comes to evaluating the special mathematical functions on an ordinary Central Processing Unit (CPU). The Parallel processing capabilities of a Graphics processing Unit (GPU) hence is used. In this paper GPU is used to get a speedup in time required, with respect to CPU time for evaluating the Airy function on its real domain. The objective of this paper is to provide a platform
APA, Harvard, Vancouver, ISO, and other styles
9

Sembodo, Budi Prijo. "Ampere Meter DC Menggunakan ADC 0804 Sebagai Interface Pada Central Processing Unit (CPU) Komputer." WAKTU: Jurnal Teknik UNIPA 9, no. 1 (2011): 8–15. http://dx.doi.org/10.36456/waktu.v9i1.898.

Full text
Abstract:
World Science and Technology especially at for computer have giving many amenity all area because it’s operation very practical, efficient and easily. In this research of the peripheral of computer used as by media depicting the level of value measurement of direct current from an external electronics network which interfaced to computer pass to port of parallel. Expected with ampere meter of dc use ADC 0804 as interface at central processing unit (CPU) can assist process read of measurement value and can be used also by other consumer in the world of education. The method which is used in t
APA, Harvard, Vancouver, ISO, and other styles
10

Abdul Razak, Angger, Adharul Muttaqin, and Muhammad Aswin. "Evaluasi Efisiensi Energi Komputasi FDTD Menggunakan Graphics Processing Unit." Jurnal EECCIS (Electrics, Electronics, Communications, Controls, Informatics, Systems) 13, no. 1 (2019): 1–5. https://doi.org/10.21776/jeeccis.v13i1.557.

Full text
Abstract:
Finite Difference Time Domain (FDTD) merupakan salah satu metode yang banyak digunakan untuk mengevaluasi dan mensimulasi gelombang elektromagnetik beserta interaksinya dengan material sekitarnya. Namun, FDTD juga dikenal dengan kebutuhan sumber daya komputer yang besar. Pada paper ini, FDTD yang pada umumnya dijalankan menggunakan komputasi Central Processing unit (CPU) akan dijalankan menggunakan komputasi Graphics Processing Unit (GPU) dan dievaluasi kelayakannya. Selain itu, perbandingan energi yang digunakan pada kedua metode kalkulasi tersebut juga akan dibandingkan sebagai target utama
APA, Harvard, Vancouver, ISO, and other styles
11

Tnunay, Imanuel Adam, Wayan Nata Septiadi, and I. Nyoman Budiarsa. "Penurunan Temperatur Kondensor pada Sistem Pendingin Central Processing Unit (CPU) Berbasis Cascade Straight Heat Pipe." Jurnal METTEK 4, no. 2 (2018): 62. http://dx.doi.org/10.24843/mettek.2018.v04.i02.p05.

Full text
Abstract:
Dalam menunjang kehidupan manusia, teknologi terus mengalami perkembangan. Hal ini terlihat dalam dalam berbagai bidang teknologi seperti elektronik, pembangkit listrik, robotik, permesinan dan lain-lain. Perkembangan CPU terus mengarah kepada dimensi yang semakin kecil namun kinerja meningkat sehingga membutuhkan sistem pendingin yang memiliki kemampuan yang cukup tinggi untuk mampu menjaga kinerja dan umur CPU. Belakangan ini teknologi Heat Pipe mulai banyak digunakan karena memiliki kemampuan kinerja sangat baik dalam mentransfer panas. Kemampuan yang baik dalam menstransfer panas berdampak
APA, Harvard, Vancouver, ISO, and other styles
12

Harun, Muhammad Arif, and Nor Azwadi Che Sidik. "A Review on Development of Liquid Cooling System for Central Processing Unit (CPU)." Journal of Advanced Research in Fluid Mechanics and Thermal Sciences 78, no. 2 (2020): 98–113. http://dx.doi.org/10.37934/arfmts.78.2.98113.

Full text
Abstract:
Electronic devices are becoming more efficient while getting a smaller size and compact design thus increase heat generation significantly. High heat generation from high technology electronic devices are needed to be cool down or control its temperature to prevent overheating problems. Due to the high cooling performance of liquid cooling, the electronic cooling system is shifting from an air-cooling system to a liquid cooling system. In the past few decades, numerous methods proposed by researchers for the central process unit (CPU) cooling using the liquid system either active cooling or pa
APA, Harvard, Vancouver, ISO, and other styles
13

Neeru, Singh, and P. Panda Supriya. "Stimulating Deep Learning Network on Graphical Processing Unit To Predict Water Level." International Journal of Engineering and Advanced Technology (IJEAT) 9, no. 4 (2020): 1222–29. https://doi.org/10.35940/ijeat.D8452.049420.

Full text
Abstract:
Deep learning is widespread over different fields like health industries, voice recognition, image &amp; video classification, real-time rendering applications, face recognition and many other domains too. Fundamentally Deep Learning is used due to the three different aspects. The first one is its ability to perform better with a huge amount of data for training, second is high computational speed, and third is the elevation of deep training at various levels of reflection and depiction. Acceleration of Deep Machine Learning requires a platform for immense performance; this needs accelerated h
APA, Harvard, Vancouver, ISO, and other styles
14

Ahmad, Hasif Azman, Abdul Mutalib Al Junid Syed, Hadi Abdul Razak Abdul, Faizul Md Idros Mohd, Karimi Halim Abdul, and Nazmie Osman Fairul. "Performance Evaluation of SW Algorithm on NVIDIA GeForce GTX TITAN X Graphic Processing Unit (GPU)." Indonesian Journal of Electrical Engineering and Computer Science 12, no. 2 (2018): 670–76. https://doi.org/10.11591/ijeecs.v12.i2.pp670-676.

Full text
Abstract:
Nowadays, the requirement for high performance and sensitive alignment tools have increased after the advantage of the Deoxyribonucleic Acid (DNA) and molecular biology has been figured out through Bioinformatics study. Therefore, this paper reports the performance evaluation of parallel Smith-Waterman Algorithm implementation on the new NVIDIA GeForce GTX Titan X Graphic Processing Unit (GPU) compared to the Central Processing Unit (CPU) running on Intel&reg; CoreTM i5-4440S CPU 2.80GHz. Both of the design were developed using C-programming language and targeted to the respective platform. Th
APA, Harvard, Vancouver, ISO, and other styles
15

Gouvea, Moisés de Paula, Ana Carolina Rodrigues Teixeira, Suellen Caroline Silva Costa, and Pedro Américo Almeida Magalhães Júnior. "Internal variation temperature analysis and thermal mapping of a central processing unit (CPU)." International Journal of Advanced Engineering Research and Science 5, no. 5 (2018): 320–25. http://dx.doi.org/10.22161/ijaers.5.5.42.

Full text
APA, Harvard, Vancouver, ISO, and other styles
16

Eshan, Kumar Sao, and B. Ramesh K. "Design and Implementation of ALU Chip Using D3l Logic." Journal of Control System and its Recent Developments 5, no. 1 (2022): 1–5. https://doi.org/10.5281/zenodo.6387932.

Full text
Abstract:
<em>Central Processing Unit (CPU) is the heart of Computer, which converts data into information and set of electronic circuitry that executes stored data instructions. Central Processing Unit includes Arithmetic Logic Unit (ALU), Control Unit (CU) and Memory Unit (MU).Arithmetic Logic Unit (ALU) is the integral part of computer processor, that perform arithmetic and logical operations. A Proposed new logic family of low power dynamic logic called Data Driven Dynamic logic (D3L). It is based on 16 Sutras which are discovered by Sri Bharti Krishna. We implement a 64-bit ALU chip design Vedic mu
APA, Harvard, Vancouver, ISO, and other styles
17

Pucar, Đorđe. "Selection of optimal central processing unit using the PSI method." Ekonomija: teorija i praksa 16, no. 4 (2023): 54–66. http://dx.doi.org/10.5937/etp2304054p.

Full text
Abstract:
Modern business strongly relies on the use of information and communication technologies. So, choosing the right technical equipment is extremely important because the right one influences the timely execution of business tasks. Various conflicting criteria impact the decision about equipment selection which justifies the application of Multiple-Criteria Decision-Making (MCDM) as a convenient tool for the optimization of this kind of decision process. This paper proposes the application of the Preference Selection Index (PSI) method to settle the appropriate processing unit (CPU). Five alterna
APA, Harvard, Vancouver, ISO, and other styles
18

Hasif Azman, Ahmad, Syed Abdul Mutalib Al Junid, Abdul Hadi Abdul Razak, Mohd Faizul Md Idros, Abdul Karimi Halim, and Fairul Nazmie Osman. "Performance Evaluation of SW Algorithm on NVIDIA GeForce GTX TITAN X Graphic Processing Unit (GPU)." Indonesian Journal of Electrical Engineering and Computer Science 12, no. 2 (2018): 670. http://dx.doi.org/10.11591/ijeecs.v12.i2.pp670-676.

Full text
Abstract:
Nowadays, the requirement for high performance and sensitive alignment tools have increased after the advantage of the Deoxyribonucleic Acid (DNA) and molecular biology has been figured out through Bioinformatics study. Therefore, this paper reports the performance evaluation of parallel Smith-Waterman Algorithm implementation on the new NVIDIA GeForce GTX Titan X Graphic Processing Unit (GPU) compared to the Central Processing Unit (CPU) running on Intel® CoreTM i5-4440S CPU 2.80GHz. Both of the design were developed using C-programming language and targeted to the respective platform. The co
APA, Harvard, Vancouver, ISO, and other styles
19

Rahardi, Majid, and Malik Bagaskara. "Analisis Kinerja Overclocking CPU dan GPU Terhadap Kecepatan Rendering Project 3D." Jurnal Infomedia 7, no. 2 (2022): 82. http://dx.doi.org/10.30811/jim.v7i2.3360.

Full text
Abstract:
Perkembangan bidang teknologi saat ini begitu sangat cepat. Hal ini membuat banyak dampak positif di berbagai bidang pekerjaan manusia. Salah satu perkembangan teknologi yang begitu penting adalah teknologi 3D. Teknologi 3D mulai banyak digunakan untuk membantu proses belajar mengajar pada pendidikan, bidang marketing, bidang teknik sipil, dan bidang lainnya. Namun permasalahan yang masih dihadapi adalah proses pembuatan dan rendering 3D yang membutuhkan komputasi tingkat tinggi. Hal yang paling berpengaruh adalah unit GPU (Graphic Processing Unit) dan CPU (Central Processing Unit). Karena dua
APA, Harvard, Vancouver, ISO, and other styles
20

Maeda, Yoshihiro, Norishige Fukushima, and Hiroshi Matsuo. "Effective Implementation of Edge-Preserving Filtering on CPU Microarchitectures." Applied Sciences 8, no. 10 (2018): 1985. http://dx.doi.org/10.3390/app8101985.

Full text
Abstract:
In this paper, we propose acceleration methods for edge-preserving filtering. The filters natively include denormalized numbers, which are defined in IEEE Standard 754. The processing of the denormalized numbers has a higher computational cost than normal numbers; thus, the computational performance of edge-preserving filtering is severely diminished. We propose approaches to prevent the occurrence of the denormalized numbers for acceleration. Moreover, we verify an effective vectorization of the edge-preserving filtering based on changes in microarchitectures of central processing units by ca
APA, Harvard, Vancouver, ISO, and other styles
21

Jiang, Ronglin, Shugang Jiang, Yu Zhang, Ying Xu, Lei Xu, and Dandan Zhang. "GPU-Accelerated Parallel FDTD on Distributed Heterogeneous Platform." International Journal of Antennas and Propagation 2014 (2014): 1–8. http://dx.doi.org/10.1155/2014/321081.

Full text
Abstract:
This paper introduces a (finite difference time domain) FDTD code written in Fortran and CUDA for realistic electromagnetic calculations with parallelization methods of Message Passing Interface (MPI) and Open Multiprocessing (OpenMP). Since both Central Processing Unit (CPU) and Graphics Processing Unit (GPU) resources are utilized, a faster execution speed can be reached compared to a traditional pure GPU code. In our experiments, 64 NVIDIA TESLA K20m GPUs and 64 INTEL XEON E5-2670 CPUs are used to carry out the pure CPU, pure GPU, and CPU + GPU tests. Relative to the pure CPU calculations f
APA, Harvard, Vancouver, ISO, and other styles
22

Clements, Timothy, and Marine A. Denolle. "SeisNoise.jl: Ambient Seismic Noise Cross Correlation on the CPU and GPU in Julia." Seismological Research Letters 92, no. 1 (2020): 517–27. http://dx.doi.org/10.1785/0220200192.

Full text
Abstract:
Abstract We introduce SeisNoise.jl, a library for high-performance ambient seismic noise cross correlation, written entirely in the computing language Julia. Julia is a new language, with syntax and a learning curve similar to MATLAB (see Data and Resources), R, or Python and performance close to Fortran or C. SeisNoise.jl is compatible with high-performance computing resources, using both the central processing unit and the graphic processing unit. SeisNoise.jl is a modular toolbox, giving researchers common tools and data structures to design custom ambient seismic cross-correlation workflow
APA, Harvard, Vancouver, ISO, and other styles
23

Nascimento, Ernandes, Elisan Magalhães, Arthur Azevedo, Luiz E. S. Paes, and Ariel Oliveira. "An Implementation of LASER Beam Welding Simulation on Graphics Processing Unit Using CUDA." Computation 12, no. 4 (2024): 83. http://dx.doi.org/10.3390/computation12040083.

Full text
Abstract:
The maximum number of parallel threads in traditional CFD solutions is limited by the Central Processing Unit (CPU) capacity, which is lower than the capabilities of a modern Graphics Processing Unit (GPU). In this context, the GPU allows for simultaneous processing of several parallel threads with double-precision floating-point formatting. The present study was focused on evaluating the advantages and drawbacks of implementing LASER Beam Welding (LBW) simulations using the CUDA platform. The performance of the developed code was compared to that of three top-rated commercial codes executed o
APA, Harvard, Vancouver, ISO, and other styles
24

Echeverribar, Isabel, Mario Morales-Hernández, Pilar Brufau, and Pilar García-Navarro. "Analysis of the performance of a hybrid CPU/GPU 1D2D coupled model for real flood cases." Journal of Hydroinformatics 22, no. 5 (2020): 1198–216. http://dx.doi.org/10.2166/hydro.2020.032.

Full text
Abstract:
Abstract Coupled 1D2D models emerged as an efficient solution for a two-dimensional (2D) representation of the floodplain combined with a fast one-dimensional (1D) schematization of the main channel. At the same time, high-performance computing (HPC) has appeared as an efficient tool for model acceleration. In this work, a previously validated 1D2D Central Processing Unit (CPU) model is combined with an HPC technique for fast and accurate flood simulation. Due to the speed of 1D schemes, a hybrid CPU/GPU model that runs the 1D main channel on CPU and accelerates the 2D floodplain with a Graphi
APA, Harvard, Vancouver, ISO, and other styles
25

Agibalov, Oleg, and Nikolay Ventsov. "On the issue of fuzzy timing estimations of the algorithms running at GPU and CPU architectures." E3S Web of Conferences 135 (2019): 01082. http://dx.doi.org/10.1051/e3sconf/201913501082.

Full text
Abstract:
We consider the task of comparing fuzzy estimates of the execution parameters of genetic algorithms implemented at GPU (graphics processing unit’ GPU) and CPU (central processing unit) architectures. Fuzzy estimates are calculated based on the averaged dependencies of the genetic algorithms running time at GPU and CPU architectures from the number of individuals in the populations processed by the algorithm. The analysis of the averaged dependences of the genetic algorithms running time at GPU and CPU-architectures showed that it is possible to process 10’000 chromosomes at GPU-architecture or
APA, Harvard, Vancouver, ISO, and other styles
26

Yook, Yeong Geun, Hae Sung You, Jae Hyeong Park, et al. "Fast and realistic 3D feature profile simulation platform for plasma etching process." Journal of Physics D: Applied Physics 55, no. 25 (2022): 255202. http://dx.doi.org/10.1088/1361-6463/ac58cf.

Full text
Abstract:
Abstract We present a topographic simulation platform that simultaneously considers 3D surface movement, neutral and ion transport, and surface reactions in plasma high-aspect-ratio (HAR) oxide etching. The hash map data structure is considered for an effective 3D level-set algorithm with parallelized computations to calculate surface moving speed. Neutral and ion transport within nanoscale semiconductor geometry is parallelized with a graphics processing unit (GPU) so that the speedup ratio, as compared to a single central processing unit (CPU), is approximately 200. The surface reaction base
APA, Harvard, Vancouver, ISO, and other styles
27

Gan, Xinbiao, and Zhiying Wang. "How to Transfer Strided Data into Accelerator." AATCC Journal of Research 8, no. 1_suppl (2021): 202–9. http://dx.doi.org/10.14504/ajr.8.s1.24.

Full text
Abstract:
Data transfer from a host central processing unit (CPU) into an accelerator is a performance bottleneck for applications accelerated by accelerators (such as general purpose digital signal processing (GPDSP), many integrated core (MIC), and general purpose graphics processing unit (GPGPU)). It is complicated and inefficient to transfer non-contiguous data with special respect to strided data. In this work, we present three approaches to transfer strided data for different scenarios: Redundant copy (RC), selective copy (SC), and transfer after transformed (TaT). We propose a space and time effi
APA, Harvard, Vancouver, ISO, and other styles
28

Rajput,, Manasi. "Development and Implementation of Visualization of CPU Components using AR." INTERANTIONAL JOURNAL OF SCIENTIFIC RESEARCH IN ENGINEERING AND MANAGEMENT 08, no. 05 (2024): 1–5. http://dx.doi.org/10.55041/ijsrem33692.

Full text
Abstract:
Augmented Reality (AR) technology presents innovative solutions for visualizing complex concepts and systems. This paper investigates the utilization of AR in the visualization of CPU (Central Processing Unit) components, with the objective of augmenting comprehension and learning within computer architecture. By developing an AR application, CPU components are depicted in three dimensions, enabling users to interactively explore and comprehend their functionalities and interconnections. The paper delineates the design and execution of the AR system and discusses its potential advantages for e
APA, Harvard, Vancouver, ISO, and other styles
29

Ding, Li, Zhaomiao Dong, Huagang He, and Qibin Zheng. "A Hybrid GPU and CPU Parallel Computing Method to Accelerate Millimeter-Wave Imaging." Electronics 12, no. 4 (2023): 840. http://dx.doi.org/10.3390/electronics12040840.

Full text
Abstract:
The range migration algorithm (RMA) based on Fourier transformation is widely applied in millimeter-wave (MMW) close-range imaging because of its few operations and small approximation. However, its interpolation stage is not effective due to the involved intensive logic controls, which limits the speed performance in a graphics processing unit (GPU) platform. Therefore, in this paper, we present an acceleration optimization method based on the hybrid GPU and central processing unit (CPU) parallel computation for implementing the RMA. The proposed method exploits the strong logic-control capab
APA, Harvard, Vancouver, ISO, and other styles
30

Mochurad, Lesia, Monika Davidekova, and Stergios-Aristoteles Mitoulis. "Parallel rapidly exploring random tree method for unmanned aerial vehicles autopilot development using graphics processing unit processing." IAES International Journal of Artificial Intelligence (IJ-AI) 14, no. 1 (2025): 712. http://dx.doi.org/10.11591/ijai.v14.i1.pp712-723.

Full text
Abstract:
Autonomous air movement systems hold great potential for transforming various industries, making their development essential. Autopilot design involves advanced technologies like artificial intelligence, machine learning, and big data. This paper focuses on developing a parallel rapidly-exploring random tree (RRT) algorithm using compute unified device architecture (CUDA) technology for efficient processing on graphics processing units (GPUs). The study evaluates the algorithm's performance in automated trajectory planning for unmanned aerial vehicles (UAVs). Numerical experiments show that th
APA, Harvard, Vancouver, ISO, and other styles
31

Lesia, Mochurad, Davidekova Monika, and Mitoulis Stergios-Aristoteles. "Parallel rapidly exploring random tree method for unmanned aerial vehicles autopilot development using graphics processing unit processing." IAES International Journal of Artificial Intelligence (IJ-AI) 14, no. 1 (2025): 712–23. https://doi.org/10.11591/ijai.v14.i1.pp712-723.

Full text
Abstract:
Autonomous air movement systems hold great potential for transforming various industries, making their development essential. Autopilot design involves advanced technologies like artificial intelligence, machine learning, and big data. This paper focuses on developing a parallel rapidly-exploring random tree (RRT) algorithm using compute unified device architecture (CUDA) technology for efficient processing on graphics processing units (GPUs). The study evaluates the algorithm's performance in automated trajectory planning for unmanned aerial vehicles (UAVs). Numerical experiments show that th
APA, Harvard, Vancouver, ISO, and other styles
32

Tang, Wenjie, Wentong Cai, Yiping Yao, Xiao Song, and Feng Zhu. "An alternative approach for collaborative simulation execution on a CPU+GPU hybrid system." SIMULATION 96, no. 3 (2019): 347–61. http://dx.doi.org/10.1177/0037549719885178.

Full text
Abstract:
In the past few years, the graphics processing unit (GPU) has been widely used to accelerate time-consuming models in simulations. Since both model computation and simulation management are main factors that affect the performance of large-scale simulations, only accelerating model computation will limit the potential speedup. Moreover, models that can be well accelerated by a GPU could be insufficient, especially for simulations with many lightweight models. Traditionally, the parallel discrete event simulation (PDES) method is used to solve this class of simulation, but most PDES simulators
APA, Harvard, Vancouver, ISO, and other styles
33

Silva, Bruno, Luiz Guerreiro Lopes, and Fábio Mendonça. "Multithreaded and GPU-Based Implementations of a Modified Particle Swarm Optimization Algorithm with Application to Solving Large-Scale Systems of Nonlinear Equations." Electronics 14, no. 3 (2025): 584. https://doi.org/10.3390/electronics14030584.

Full text
Abstract:
This paper presents a novel Graphics Processing Unit (GPU) accelerated implementation of a modified Particle Swarm Optimization (PSO) algorithm specifically designed to solve large-scale Systems of Nonlinear Equations (SNEs). The proposed GPU-based parallel version of the PSO algorithm uses the inherent parallelism of modern hardware architectures. Its performance is compared against both sequential and multithreaded Central Processing Unit (CPU) implementations. The primary objective is to evaluate the efficiency and scalability of PSO across different hardware platforms with a focus on solvi
APA, Harvard, Vancouver, ISO, and other styles
34

Marquetti, Izabele, Jhonatam Rodrigues, and Salil S. Desai. "Ecological Impact of Green Computing Using Graphical Processing Units in Molecular Dynamics Simulations." International Journal of Green Computing 9, no. 1 (2018): 35–48. http://dx.doi.org/10.4018/ijgc.2018010103.

Full text
Abstract:
Molecular dynamics (MD) models require comprehensive computational power to simulate nanoscale phenomena. Traditionally, central processing unit (CPU) clusters have been the standard method of performing these numerically intensive computations. This article investigates the use of graphical processing units (GPUs) to implement large-scale MD models for exploring nanofluidic-substrate interactions. MD models of water nanodroplets over flat silicon substrate are tracked wherein the simulation attains a steady state computational performance. Different classes of GPU units from NVIDIA (C2050, K2
APA, Harvard, Vancouver, ISO, and other styles
35

Wang, Shunjiang, Baoming Pu, Ming Li, Weichun Ge, Qianwei Liu, and Yujie Pei. "State Estimation Based on Ensemble DA–DSVM in Power System." International Journal of Software Engineering and Knowledge Engineering 29, no. 05 (2019): 653–69. http://dx.doi.org/10.1142/s0218194019400023.

Full text
Abstract:
This paper investigates the state estimation problem of power systems. A novel, fast and accurate state estimation algorithm is presented to solve this problem based on the one-dimensional denoising autoencoder and deep support vector machine (1D DA–DSVM). Besides, for further reducing the computation burden, a partitioning method is presented to divide the power system into several sub-networks and the proposed algorithm can be applied to each sub-network. A hybrid computing architecture of Central Processing Unit (CPU) and Graphics Processing Unit (GPU) is employed in the overall state estim
APA, Harvard, Vancouver, ISO, and other styles
36

Verdesca, Marlo, Jaeson Munro, Michael Hoffman, Maria Bauer, and Dinesh Manocha. "Using Graphics Processor Units to Accelerate OneSAF: A Case Study in Technology Transition." Journal of Defense Modeling and Simulation: Applications, Methodology, Technology 3, no. 3 (2006): 177–87. http://dx.doi.org/10.1177/154851290600300305.

Full text
Abstract:
Ongoing research aims to accelerate the runtime processing speed of the One Semi-Automated Forces (OneSAF) Computer Generated Forces (CGF) simulation by converting and migrating some of the core algorithms from the host central processing unit (CPU) to an onboard auxiliary graphics processor unit (GPU). In this research the GPU chip is regarded as a surrogate stream processor, and appropriate algorithms are designed to map to the GPU architecture. Processing speed gains are realized both through computational capabilities of the GPU as well as through offloading of the host CPU. Technology tra
APA, Harvard, Vancouver, ISO, and other styles
37

Liu, Xu, Mingbo Sun, Hongbo Wang, et al. "A Heterogeneous Parallel Algorithm for Euler-Lagrange Simulations of Liquid in Supersonic Flow." Applied Sciences 13, no. 20 (2023): 11202. http://dx.doi.org/10.3390/app132011202.

Full text
Abstract:
In spite of its prevalent usage for simulating the full-field process of the two-phase flow, the Euler–Lagrange method suffers from a heavy computing burden. Graphics processing units (GPUs), with their massively parallel architecture and high floating-point performance, provide new possibilities for high-efficiency simulation of liquid-jet-related systems. In this paper, a central processing unit/graphics processing unit (CPU/GPU) parallel algorithm based on the Euler–Lagrange scheme is established, in which both the gas and liquid phase are executed on the GPUs. To realize parallel tracking
APA, Harvard, Vancouver, ISO, and other styles
38

Djedidi, Oussama, and Mohand Djeziri. "Incremental Modeling and Monitoring of Embedded CPU-GPU Chips." Processes 8, no. 6 (2020): 678. http://dx.doi.org/10.3390/pr8060678.

Full text
Abstract:
This paper presents a monitoring framework to detect drifts and faults in the behavior of the central processing unit (CPU)-graphics processing unit (GPU) chips powering them. To construct the framework, an incremental model and a fault detection and isolation (FDI) algorithm are hereby proposed. The reference model is composed of a set of interconnected exchangeable subsystems that allows it to be adapted to changes in the structure of the system or operating modes, by replacing or extending its components. It estimates a set of variables characterizing the operating state of the chip from on
APA, Harvard, Vancouver, ISO, and other styles
39

Nawfal, Sura, and Fakhrulddin Ali. "The acceleration of 3D graphics transformations based on CUDA." Journal of Engineering, Design and Technology 16, no. 6 (2018): 925–37. http://dx.doi.org/10.1108/jedt-04-2018-0072.

Full text
Abstract:
Purpose The purpose of this paper is to achieve the acceleration of 3D object transformation using parallel techniques such as multi-core central processing unit (MC CPU) or graphic processing unit (GPU) or even both. Generating 3D animation scenes in computer graphics requires applying a 3D transformation on the vertices of the objects. These transformations consume most of the execution time. Hence, for high-speed graphic systems, acceleration of vertex transform is very much sought for because it requires many matrix operations (need) to be performed in a real time, so the execution time is
APA, Harvard, Vancouver, ISO, and other styles
40

Souri, Milad, Pooria Akbarzadeh, and Hossein Mahmoodi Darian. "Parallel Thomas approach development for solving tridiagonal systems in GPU programming − steady and unsteady flow simulation." Mechanics & Industry 21, no. 3 (2020): 303. http://dx.doi.org/10.1051/meca/2020013.

Full text
Abstract:
The solution of tridiagonal system of equations using graphic processing units (GPU) is assessed. The parallel-Thomas-algorithm (PTA) is developed and the solution of PTA is compared to two known parallel algorithms, i.e. cyclic-reduction (CR) and parallel-cyclic-reduction (PCR). Lid-driven cavity problem is considered to assess these parallel approaches. This problem is also simulated using the classic Thomas algorithm that runs on a central processing unit (CPU). Runtimes and physical parameters of the mentioned GPU and CPU algorithms are compared. The results show that the speedup of CR, PC
APA, Harvard, Vancouver, ISO, and other styles
41

Fu, Dongrong Joe. "Prediction of intel CPUs price with regression analysis." Theoretical and Natural Science 19, no. 1 (2023): 234–42. http://dx.doi.org/10.54254/2753-8818/19/20230562.

Full text
Abstract:
CPU stands for the central processing unit. It is a unit that executes the instruction and allows the computer to run programs, making it an essential computer component. When people are looking for a new computer, either buying a built one or building one, CPU takes up a significant portion of the computer budget. The existence of Moores Law indicates that the CPUs price is predictable. This essay constructed the two models, multinomial linear regression and multivariable polynomial regression models, based on parts of Intel CPUs parameter value to predict their recommended sale price. Accord
APA, Harvard, Vancouver, ISO, and other styles
42

Akansha, Singh, and B. Ramesh K. "Arithmetic and Logic Unit." Journal of Advances in Computational Intelligence Theory 5, no. 3 (2023): 1–6. https://doi.org/10.5281/zenodo.8009911.

Full text
Abstract:
<em>This research paper explores the fundamental digital circuit known as the Arithmetic and Logic Unit (ALU). The ALU is an essential component of any central processing unit (CPU) and is responsible for executing arithmetic and logical instructions within a computer&#39;s architecture. The paper examines the ALU&#39;s function in detail, focusing on its ability to process data by executing mathematical and logical operations such as addition, subtraction, multiplication, division, logical AND, OR, NOT, and XOR. The paper also explores analyzing the internal structure and operation of an ALU,
APA, Harvard, Vancouver, ISO, and other styles
43

Borcovas, Evaldas, and Gintautas Daunys. "CPU AND GPU (CUDA) TEMPLATE MATCHING COMPARISON / CPU IR GPU (CUDA) PALYGINIMAS VYKDANT ŠABLONŲ ATITIKTIES ALGORITMĄ." Mokslas – Lietuvos ateitis 6, no. 2 (2014): 129–33. http://dx.doi.org/10.3846/mla.2014.16.

Full text
Abstract:
Image processing, computer vision or other complicated opticalinformation processing algorithms require large resources. It isoften desired to execute algorithms in real time. It is hard tofulfill such requirements with single CPU processor. NVidiaproposed CUDA technology enables programmer to use theGPU resources in the computer. Current research was madewith Intel Pentium Dual-Core T4500 2.3 GHz processor with4 GB RAM DDR3 (CPU I), NVidia GeForce GT320M CUDAcompliable graphics card (GPU I) and Intel Core I5-2500K3.3 GHz processor with 4 GB RAM DDR3 (CPU II), NVidiaGeForce GTX 560 CUDA compat
APA, Harvard, Vancouver, ISO, and other styles
44

Wulandari, I. Gusti Agung Ayu Desy. "Pengaruh Nano Fluida terhadap Temperatur Kondensor Cascade Straight Heat Pipe." Jurnal METTEK 5, no. 2 (2020): 79. http://dx.doi.org/10.24843/mettek.2019.v05.i02.p03.

Full text
Abstract:
Perkembangan teknologi Central Processing Unit (CPU) pada komputer telah mengarah pada smart technologies yaitu memiliki kinerja yang semakin baik namun dengan dimensi yang diperkecil. Dengan pengurangan dimensi tersebut, maka dapat menyebabkan peningkatan daya yang sangat signifikan dan peningkatan fluks kalor pada CPU yang tinggi. Pada penelitian ini, cascade straight heat pipe dirancang untuk sistem pendingin CPU yang lebih baik tanpa memerlukan tambahan daya dalam pengoperasiannya. Dari data penelitian yang didapat, kinerja termal terbaik ada pada cascade straight heat pipe dengan fluida k
APA, Harvard, Vancouver, ISO, and other styles
45

Huang, M., J. Mielikainen, B. Huang, H. Chen, H. L. A. Huang, and M. D. Goldberg. "Development of efficient GPU parallelization of WRF Yonsei University planetary boundary layer scheme." Geoscientific Model Development 8, no. 9 (2015): 2977–90. http://dx.doi.org/10.5194/gmd-8-2977-2015.

Full text
Abstract:
Abstract. The planetary boundary layer (PBL) is the lowest part of the atmosphere and where its character is directly affected by its contact with the underlying planetary surface. The PBL is responsible for vertical sub-grid-scale fluxes due to eddy transport in the whole atmospheric column. It determines the flux profiles within the well-mixed boundary layer and the more stable layer above. It thus provides an evolutionary model of atmospheric temperature, moisture (including clouds), and horizontal momentum in the entire atmospheric column. For such purposes, several PBL models have been pr
APA, Harvard, Vancouver, ISO, and other styles
46

Huang, M., J. Mielikainen, B. Huang, H. Chen, H. L. A. Huang, and M. D. Goldberg. "Development of efficient GPU parallelization of WRF Yonsei University planetary boundary layer scheme." Geoscientific Model Development Discussions 7, no. 6 (2014): 8031–77. http://dx.doi.org/10.5194/gmdd-7-8031-2014.

Full text
Abstract:
Abstract. The planetary boundary layer (PBL) is the lowest part of the atmosphere and where its character is directly affected by its contact with the underlying planetary surface. The PBL is responsible for vertical sub-grid-scale fluxes due to eddy transport in the whole atmospheric column. It determines the flux profiles within the well-mixed boundary layer and the more stable layer above. It thus provides an evolutionary model of atmospheric temperature, moisture (including clouds), and horizontal momentum in the entire atmospheric column. For such purposes, several PBL models have been pr
APA, Harvard, Vancouver, ISO, and other styles
47

Zhang, Xingyi, Bangju Wang, Zhuanlian Ding, Jin Tang, and Juanjuan He. "Implementation of Membrane Algorithms on GPU." Journal of Applied Mathematics 2014 (2014): 1–7. http://dx.doi.org/10.1155/2014/307617.

Full text
Abstract:
Membrane algorithms are a new class of parallel algorithms, which attempt to incorporate some components of membrane computing models for designing efficient optimization algorithms, such as the structure of the models and the way of communication between cells. Although the importance of the parallelism of such algorithms has been well recognized, membrane algorithms were usually implemented on the serial computing device central processing unit (CPU), which makes the algorithms unable to work in an efficient way. In this work, we consider the implementation of membrane algorithms on the para
APA, Harvard, Vancouver, ISO, and other styles
48

Imbernón, Baldomero, Antonio Llanes, José-Matías Cutillas-Lozano, and Domingo Giménez. "HYPERDOCK: Improving virtual screening through parallel hyperheuristics." International Journal of High Performance Computing Applications 34, no. 1 (2019): 30–41. http://dx.doi.org/10.1177/1094342019847732.

Full text
Abstract:
Virtual screening (VS) methods aid clinical research by predicting the interaction of ligands with pharmacological targets. The computational requirements of VS, along with the size of the databases, propitiate the use of high-performance computing. METADOCK is a tool for the application of metaheuristics to VS in heterogeneous clusters of computers based on central processing unit (CPU) and graphics processing unit (GPU). HYPERDOCK represents a step forward; the exploration for satisfactory metaheuristics is systematically approached by means of hyperheuristics working on top of the metaheuri
APA, Harvard, Vancouver, ISO, and other styles
49

Rtal, Youness, and Abdelkader Hadjoudja. "Comparative study of the implementation of the Lagrange interpolation algorithm on GPU and CPU using CUDA to compute the density of a material at different temperatures." SHS Web of Conferences 119 (2021): 07002. http://dx.doi.org/10.1051/shsconf/202111907002.

Full text
Abstract:
Graphics Processing Units (GPUs) are microprocessors attached to graphics cards, which are dedicated to the operation of displaying and manipulating graphics data. Currently, such graphics cards (GPUs) occupy all modern graphics cards. In a few years, these microprocessors have become potent tools for massively parallel computing. Such processors are practical instruments that serve in developing several fields like image processing, video and audio encoding and decoding, the resolution of a physical system with one or more unknowns. Their advantages: faster processing and consumption of less
APA, Harvard, Vancouver, ISO, and other styles
50

Stanisławski, Rafał, and Kamil Kozioł. "Parallel Implementation of Modeling of Fractional-Order State-Space Systems Using the Fixed-Step Euler Method." Entropy 21, no. 10 (2019): 931. http://dx.doi.org/10.3390/e21100931.

Full text
Abstract:
This paper presents new results in implementation of parallel computing in modeling of fractional-order state-space systems. The methods considered in the paper are based on the Euler fixed-step discretization scheme and the Grünwald-Letnikov definition of the fractional-order derivative. Two different parallelization approaches for modeling of fractional-order state-space systems are proposed, which are implemented both in Central Processing Unit (CPU)- and Graphical Processing Unit (GPU)-based hardware environments. Simulation examples show high efficiency of the introduced parallelization s
APA, Harvard, Vancouver, ISO, and other styles
We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!