Log in

Relevant bibliographies by topics / High Temperature Gate Bias - HTGB / Journal articles

To see the other types of publications on this topic, follow the link: High Temperature Gate Bias - HTGB.

Journal articles on the topic 'High Temperature Gate Bias - HTGB'

Author: Grafiati

Published: 4 June 2021

Last updated: 1 February 2022

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the top 50 journal articles for your research on the topic 'High Temperature Gate Bias - HTGB.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Browse journal articles on a wide variety of disciplines and organise your bibliography correctly.

1

Principato, Fabio, Giuseppe Allegra, Corrado Cappello, et al. "Investigation of the Impact of Neutron Irradiation on SiC Power MOSFETs Lifetime by Reliability Tests." Sensors 21, no. 16 (2021): 5627. http://dx.doi.org/10.3390/s21165627.

Full text

Abstract:

High temperature reverse-bias (HTRB), High temperature gate-bias (HTGB) tests and electrical DC characterization were performed on planar-SiC power MOSFETs which survived to accelerated neutron irradiation tests carried out at ChipIr-ISIS (Didcot, UK) facility, with terrestrial neutrons. The neutron test campaigns on the SiC power MOSFETs (manufactered by ST) were conducted on the same wafer lot devices by STMicroelectronics and Airbus, with different neutron tester systems. HTGB and HTRB tests, which characterise gate-oxide integrity and junction robustness, show no difference between the non

APA, Harvard, Vancouver, ISO, and other styles

2

Lee, Kwangwon, Young Ho Seo, Taeseop Lee, et al. "Effect of Phosphorus Doped Poly Annealing on Threshold Voltage Stability and Thermal Oxide Reliability in 4H-SiC MOSFET." Materials Science Forum 1004 (July 2020): 554–58. http://dx.doi.org/10.4028/www.scientific.net/msf.1004.554.

Full text

Abstract:

We have investigated the effect of high temperature annealing of phosphorus doped poly on gate oxide integrity and device reliability. In NMOS capacitance analysis, unstable flat band voltage characteristics and lower oxide breakdown electric field were observed in wafers which received high temperature poly annealing at 1100 °C. Gate oxide integrity (GOI/Vramp) tests and time dependent dielectric breakdown (TDDB) tests were performed to evaluate wafer level reliability. Degraded GOI characteristics and poor gate oxide lifetime were obtained for the high temperature poly annealed condition. To

APA, Harvard, Vancouver, ISO, and other styles

3

Das, Mrinal K., Sarah K. Haney, Jim Richmond, Anthony Olmedo, Q. Jon Zhang, and Zoltan Ring. "SiC MOSFET Reliability Update." Materials Science Forum 717-720 (May 2012): 1073–76. http://dx.doi.org/10.4028/www.scientific.net/msf.717-720.1073.

Full text

Abstract:

Significant advancement has been made in the gate oxide reliability of SiC MOS devices to enable the commercial release of Cree’s Z-FET™ product. This paper discusses the key reliability results from Time-Dependent-Dielectric-Breakdown (TDDB) and High Temperature Gate Bias (HTGB) measurements that indicate that the SiC MOSFETs can demonstrate excellent lifetime and stable operation in the field.

APA, Harvard, Vancouver, ISO, and other styles

4

van Brunt, Edward, Michael O’Loughlin, Al Burk, et al. "Industrial and Body Diode Qualification of Gen-III Medium Voltage SiC MOSFETs: Challenges and Solutions." Materials Science Forum 963 (July 2019): 805–10. http://dx.doi.org/10.4028/www.scientific.net/msf.963.805.

Full text

Abstract:

In this work, we report the results of industrial qualification tests run on medium voltage SiC MOSFETs rated for 3.3 kV/40 A and 10 kV/15 A. The JEDEC JESD47J.01 standard was used as a guideline to conduct HTRB (High Temperature, Reverse Bias), HTGB (High Temperature, Gate Bias), and TDDB (Time Dependent Dielectric Breakdown) tests. No devices were found to have failed the qualification tests, and long oxide lifetime was projected for constant operation under positive bias. This paper also reports for the first time the results of qualification testing of the MOSFET body diode on a large popu

APA, Harvard, Vancouver, ISO, and other styles

5

Habersat, Daniel B., Aivars Lelis, and Ronald Green. "Influence of High-Temperature Bias Stress on Room-Temperature V_T Drift Measurements in SiC Power MOSFETs." Materials Science Forum 963 (July 2019): 757–62. http://dx.doi.org/10.4028/www.scientific.net/msf.963.757.

Full text

Abstract:

Our results reinforce the notion of the need for an improved high-temperature gate bias (HTGB) test method — one which discourages the use of slow (greater than ~1 ms) threshold-voltage (VT) measurements at elevated temperatures and includes biased cool-down if room temperature measurements are performed, to ensure that any ephemeral effects during the high-temperature stress are observed. The paper presents a series of results on both state-of-the-art commercially-available devices as well as older vintage devices that exhibit enhanced charge-trapping effects. Although modern devices appear t

APA, Harvard, Vancouver, ISO, and other styles

6

Lichtenwalner, Daniel J., Shadi Sabri, Edward Van Brunt, et al. "Accelerated Testing of SiC Power Devices under High-Field Operating Conditions." Materials Science Forum 1004 (July 2020): 992–97. http://dx.doi.org/10.4028/www.scientific.net/msf.1004.992.

Full text

Abstract:

Power metal-oxide-semiconductor field-effect transistors (MOSFETs) experience conditions of high field during normal operation. During switching conditions, unexpected transient events may occur which force devices into avalanche or short circuit conditions. Moreover, silicon carbide devices typically experience higher fields in the gate oxide and drift regions than comparable Si devices due to channel and drift property differences. A summary of SiC MOSFET reliability and ruggedness test results are reported here. Reliability tests under high field conditions: positive-bias and negative-bias

APA, Harvard, Vancouver, ISO, and other styles

7

Cheng, Lin, P. Martin, Michael S. Mazzola, et al. "High-Temperature Static and Dynamic Reliability Study of 4H-SiC Vertical-Channel JFETs for High-Power System Applications." Materials Science Forum 600-603 (September 2008): 1051–54. http://dx.doi.org/10.4028/www.scientific.net/msf.600-603.1051.

Full text

Abstract:

In this work we report the most recent high-temperature long-term reliability results of the 600 V/14 A, 4H-SiC vertical-channel junction field-effect transistors (VJFETs). Two groups (A and B) devices were subjected to different thermal and electrical stresses. One device (Group A) reached 12,000 hours of continuous switching without a single failure. Four devices in Group A were thermally stressed at 250 °C over 4,670 hours in air, for which standard deviation of the specific on-resistance (RONSP) in linear region at gate bias (VGS) of 3 V were < 4.1% throughout the entire duration time.

APA, Harvard, Vancouver, ISO, and other styles

8

Gendron-Hansen, Amaury, Changsoo Hong, Yi Fan Jiang, et al. "Commercialization of Highly Rugged 4H-SiC 3300 V Schottky Diodes and Power MOSFETs." Materials Science Forum 1004 (July 2020): 822–29. http://dx.doi.org/10.4028/www.scientific.net/msf.1004.822.

Full text

Abstract:

In this paper, we present a new family of 3300 V silicon carbide (SiC) Schottky barrier diodes (SBDs) and power MOSFETs. The main design requirements are discussed with an emphasis on the design rules to improve the long-term reliability. Basic static and dynamic performance demonstrates low conduction and switching losses. Long-term tests such as high-temperature reverse bias (HTRB) and body diode forward bias stress were performed to evaluate the devices’ reliability. An emission microscopy (EMMI) study was conducted to assess the quality of the gate oxide. Outstanding surge and avalanche ca

APA, Harvard, Vancouver, ISO, and other styles

9

Chowdhury, Sauvik, Levi Gant, Blake Powell, Kasturirangan Rangaswamy, and Kevin Matocha. "Reliability and Ruggedness of 1200V SiC Planar Gate MOSFETs Fabricated in a High Volume CMOS Foundry." Materials Science Forum 924 (June 2018): 697–702. http://dx.doi.org/10.4028/www.scientific.net/msf.924.697.

Full text

Abstract:

This paper presents the performance, reliability and ruggedness characterization of 1200V, 80mΩ rated SiC planar gate MOSFETs, fabricated in a high volume, 150mm silicon CMOS foundry. The devices showed a specific on-resistance of 5.1 mΩ.cm2 at room temperature, increasing to 7.5 mΩ.cm2 at 175 °C. Total switching losses were less than 300μJ (VDD = 800V, ID = 20A). The devices showed excellent gate oxide reliability with VTH shifts under 0.2V for extended HTGB stress testing at 175 °C for up to 5500 hours (VGS = 25V) and 2500 hours (VGS = -10V). Ruggedness performance such as unclamped inductiv

APA, Harvard, Vancouver, ISO, and other styles

10

Yang, L., and A. Castellazzi. "High temperature gate-bias and reverse-bias tests on SiC MOSFETs." Microelectronics Reliability 53, no. 9-11 (2013): 1771–73. http://dx.doi.org/10.1016/j.microrel.2013.07.065.

Full text

APA, Harvard, Vancouver, ISO, and other styles

11

Franchi, Jimmy, Martin Domeij, and Kwang Won Lee. "1200 V SiC MOSFETs with Stable V_TH under High Temperature Gate Bias Stress." Materials Science Forum 963 (July 2019): 753–56. http://dx.doi.org/10.4028/www.scientific.net/msf.963.753.

Full text

Abstract:

In this work, threshold voltage drift of SiC MOSFET devices have been investigated. The drift during positive gate bias application was found to be moderate for three commercial grade devices, while the results for negative gate bias application differ widely. We demonstrate ON Semiconductor SiC MOSFETs with threshold voltage stability under both positive and negative bias stress due to an improved gate oxide process, and the influence of high field stress on the threshold voltage is additionally discussed. A long term transient high temperature gate bias stress is shown to cause a slight posi

APA, Harvard, Vancouver, ISO, and other styles

12

Maïga, C. O., H. Toutah, B. Tala-Ighil, and B. Boudart. "Trench insulated gate bipolar transistors submitted to high temperature bias stress." Microelectronics Reliability 45, no. 9-11 (2005): 1728–31. http://dx.doi.org/10.1016/j.microrel.2005.07.098.

Full text

APA, Harvard, Vancouver, ISO, and other styles

13

CHOWDHURY, N. A., D. MISRA, and N. RAHIM. "NEGATIVE BIAS TEMPERATURE INSTABILITY IN TIN/HF-SILICATE BASED GATE STACKS." International Journal of High Speed Electronics and Systems 17, no. 01 (2007): 129–41. http://dx.doi.org/10.1142/s0129156407004345.

Full text

Abstract:

This work studies the effects of negative bias temperature instability (NBTI) on p-channel MOSFETS with TiN/HfSi x O y (20% SiO 2 based high-κ gate stacks under different gate bias and elevated temperature conditions. For low bias conditions, threshold voltage shift (ΔVT) is most probably due to the mixed degradation within the bulk high-κ. For moderately high bias conditions, H-species dissociation in the presence of holes and subsequent diffusion may be initially responsible for interface state and positively charged bulk trap generation. Initial time, temperature and oxide electric field de

APA, Harvard, Vancouver, ISO, and other styles

14

Kaplar, R. J., D. R. Hughart, S. Atcitty, J. D. Flicker, S. DasGupta, and M. J. Marinella. "Performance and Reliability Characterization of 1200 V Silicon Carbide Power MOSFETs at High Temperatures." Additional Conferences (Device Packaging, HiTEC, HiTEN, and CICMT) 2013, HITEN (2013): 000275–80. http://dx.doi.org/10.4071/hiten-wp11.

Full text

Abstract:

Commercially available, 1200 V SiC power MOSFETs have been characterized under bias-temperature stress conditions. Two generations of devices from a single manufacturer were tested. For the first-generation MOSFETs, both plastic- and metal-packaged devices were evaluated, whereas for the second-generation MOSFETs, only plastic-packaged devices were tested. Threshold voltage was observed to decrease with increasing temperature in the absence of gate bias stress, as expected. Drain leakage current increased with increasing temperature above the rated temperature of 125°C for first-generation pla

APA, Harvard, Vancouver, ISO, and other styles

15

Gonzalez, Jose Ortiz, Olayiwola Alatise, and Philip A. Mawby. "Novel Method for Evaluation of Negative Bias Temperature Instability of SiC MOSFETs." Materials Science Forum 963 (July 2019): 749–52. http://dx.doi.org/10.4028/www.scientific.net/msf.963.749.

Full text

Abstract:

The material properties of SiC make SiC power devices a superior alternative to the conventional Si power devices. However, the reliability of the gate oxide has been a major concern, limiting the adoption of SiC power MOSFETs as the power semiconductor of choice in applications which demand a high reliability. The threshold voltage (VTH) shift caused by Bias Temperature Instability (BTI) has focused the attention of different researchers, with multiple publications on this topic. This paper presents a novel method for evaluating the threshold voltage shift due to negative gate bias and its re

APA, Harvard, Vancouver, ISO, and other styles

16

Pons-Flores, C. A., I. Hernández, I. Garduno, I. Mejía, and M. Estrada. "Bias Stress Effects in Low Temperature Amorphous Hf-In-ZnO TFTs Using RF-sputtering HfO2 as High-k Gate Dielectric." Journal of Integrated Circuits and Systems 12, no. 1 (2017): 18–23. http://dx.doi.org/10.29292/jics.v12i1.446.

Full text

Abstract:

In this work we analyze the electrical performance, contact resistance and the effects of positive and negative gatebias stress of Hf-In-ZnO/HfO2 thin film transistors. Devices were fabricated using RF-magnetron sputtering at room temperature and fully patterned, with operation voltage below 6 V. Devices with drain-currents up to 2x10-6 A and threshold voltages of ~2 V were analyzed under negative and positive gate bias stress. Devices under negative gate-bias stress showed a slightly threshold voltage shift due to the transistor channel is depleted of electrons at the channel/dielectric inter

APA, Harvard, Vancouver, ISO, and other styles

17

Suliman, S. A., O. O. Awadelkarim, J. Hao, and M. Rioux. "High-Temperature Reverse-Bias Stressing of Thin Gate Oxides in Power Transistors." ECS Transactions 64, no. 8 (2014): 45–52. http://dx.doi.org/10.1149/06408.0045ecst.

Full text

APA, Harvard, Vancouver, ISO, and other styles

18

Weng, Wu-Te, Yao-Jen Lee, Horng-Chih Lin, and Tiao-Yuan Huang. "Plasma-Induced Damage on the Reliability of Hf-Based High-k/Dual Metal-Gates Complementary Metal Oxide Semiconductor Technology." International Journal of Plasma Science and Engineering 2009 (December 14, 2009): 1–10. http://dx.doi.org/10.1155/2009/308949.

Full text

Abstract:

This study examines the effects of plasma-induced damage (PID) on Hf-based high-k/dual metal-gates transistors processed with advanced complementary metal-oxide-semiconductor (CMOS) technology. In addition to the gate dielectric degradations, this study demonstrates that thinning the gate dielectric reduces the impact of damage on transistor reliability including the positive bias temperature instability (PBTI) of n-channel metal-oxide-semiconductor field-effect transistors (NMOSFETs) and the negative bias temperature instability (NBTI) of p-channel MOSFETs. This study shows that high-k/metal-

APA, Harvard, Vancouver, ISO, and other styles

19

Wang, Mu Chun, and Hsin Chia Yang. "Instability Effect on CLC nTFTs with Positive-Bias Temperature Stress." Advanced Materials Research 314-316 (August 2011): 1918–21. http://dx.doi.org/10.4028/www.scientific.net/amr.314-316.1918.

Full text

Abstract:

The positive-bias temperature instability (PBTI) test is one of effective reliability evaluation tests in negative-channel metal-oxide-semiconductor field-effect transistor (nMOSFET) to expose the bonding interface between channel surface and gate dielectric and the integrity of gate dielectric. Adopting this test metrology in thin-film transistor (TFT) on glass substrate to reveal the previous concerns is still suitable. Using this good methodology in continuous-wave (CW) green laser-crystallization (CLC) poly-Si TFT, demonstrating a greatly effective mobility 530 cm^2/V-s, is necessary to in

APA, Harvard, Vancouver, ISO, and other styles

20

Tarr, N. G., K. Shortt, Yanbin Wang, and I. Thomson. "A sensitive, temperature-compensated, zero-bias floating gate MOSFET dosimeter." IEEE Transactions on Nuclear Science 51, no. 3 (2004): 1277–82. http://dx.doi.org/10.1109/tns.2004.829372.

Full text

APA, Harvard, Vancouver, ISO, and other styles

21

Cheng, Lin, Igor Sankin, Volodymyr Bondarenko, et al. "High-Temperature Operation of 50 A (1600 A/cm²), 600 V 4H-SiC Vertical-Channel JFETs for High-Power Applications." Materials Science Forum 600-603 (September 2008): 1055–58. http://dx.doi.org/10.4028/www.scientific.net/msf.600-603.1055.

Full text

Abstract:

In this work we have demonstrated the high-temperature operations of 600 V/50 A 4HSiC vertical-channel junction field-effect transistors (VJFETs) with an active area of 3 mm2. Specific-on resistance (RONSP) in the linear region of a single die is less than 2.6 mW.cm2 while the drain-source current is over 50 A under a gate bias (VGS) of 3 V. A reverse blocking gain of 54 is obtained at gate bias ranging from -13 V to -23 V and drain-source leakage current (IRDS) of 200 μA. To demonstrate the use of SiC VJFETs for high-power applications, eight 3 mm2 SiC VJFETs are bonded in a high current 600-

APA, Harvard, Vancouver, ISO, and other styles

22

Gong, Xiao, Bin Liu, and Yee-Chia Yeo. "Gate Stack Reliability of MOSFETs With High-Mobility Channel Materials: Bias Temperature Instability." IEEE Transactions on Device and Materials Reliability 13, no. 4 (2013): 524–33. http://dx.doi.org/10.1109/tdmr.2013.2277935.

Full text

APA, Harvard, Vancouver, ISO, and other styles

23

DIDUCK, QUENTIN, HIROSHI IRIE, and MARTIN MARGALA. "A ROOM TEMPERATURE BALLISTIC DEFLECTION TRANSISTOR FOR HIGH PERFORMANCE APPLICATIONS." International Journal of High Speed Electronics and Systems 19, no. 01 (2009): 23–31. http://dx.doi.org/10.1142/s0129156409006060.

Full text

Abstract:

The Ballistic Deflection Transistor (BDT) is a novel device that is based upon an electron steering and a ballistic deflection effect. Composed of an InGaAs - InAlAs heterostructure on an InP substrate, this material system provides a large mean free path and high mobility to support ballistic transport at room temperature. The planar nature of the device enables a two step lithography process, as well, implies a very low capacitance design. This transistor is unique in that no doping junction or barrier structure is employed. Rather, the transistor utilizes a two-dimensional electron gas (2DE

APA, Harvard, Vancouver, ISO, and other styles

24

Cheng, Lin, Michael S. Mazzola, and David C. Sheridan. "High-Temperature Reliability Assessment of 4H-SiC Vertical-Channel JFET Including Forward Bias Stress." Materials Science Forum 615-617 (March 2009): 723–26. http://dx.doi.org/10.4028/www.scientific.net/msf.615-617.723.

Full text

Abstract:

In this work, we report the most recent reliability results of the 1200-V SiC vertical-channel JFETs (VJFETs) under reverse and forward bias of the gate-source diode at temperatures up to 200 °C. The preliminary results indicate that continuous forward bias stress of the gate-source diode at 200 °C for 112 hours produced no observable change in the forward conduction or transient or reverse blocking characteristics of the vertical-channel JFET. This preliminary result suggests that devices based on this structure, such as the enhancement-mode (normally off) SiC VJFET, may not be effected by th

APA, Harvard, Vancouver, ISO, and other styles

25

Ťapajna, Milan. "Current Understanding of Bias-Temperature Instabilities in GaN MIS Transistors for Power Switching Applications." Crystals 10, no. 12 (2020): 1153. http://dx.doi.org/10.3390/cryst10121153.

Full text

Abstract:

GaN-based high-electron mobility transistors (HEMTs) have brought unprecedented performance in terms of power, frequency, and efficiency. Application of metal-insulator-semiconductor (MIS) gate structure has enabled further development of these devices by improving the gate leakage characteristics, gate controllability, and stability, and offered several approaches to achieve E-mode operation desired for switching devices. Yet, bias-temperature instabilities (BTI) in GaN MIS transistors represent one of the major concerns. This paper reviews BTI in D- and E-mode GaN MISHEMTs and fully recess-g

APA, Harvard, Vancouver, ISO, and other styles

26

Matocha, Kevin, Sujit Banerjee, and Kiran Chatty. "Advanced SiC Power MOSFETs Manufactured on 150mm SiC Wafers." Materials Science Forum 858 (May 2016): 803–6. http://dx.doi.org/10.4028/www.scientific.net/msf.858.803.

Full text

Abstract:

An advanced silicon carbide power MOSFET process was developed and implemented on a high-volume 150mm silicon production line. SiC power MOSFETs fabricated on this 150mm silicon production line were demonstrated with blocking voltage of 1700V with VGS=0V. These SiC MOSFETs have a specific on-resistance as low as 3.1 mΩ-cm2 at room temperature, increasing to 6.7 mΩ-cm2 at 175°C. Devices were packaged in TO-247 package and measured to have on-resistance of 45 mΩ with VGS=20V at room temperature. Clamped inductive switching characterization of these SiC MOSFETs shows turn-off losses as low as 110

APA, Harvard, Vancouver, ISO, and other styles

27

O’Connor, Robert, Vincent S. Chang, Luigi Pantisano та ін. "Anomalous positive-bias temperature instability of high-κ/metal gate devices with Dy2O3 capping". Applied Physics Letters 93, № 5 (2008): 053506. http://dx.doi.org/10.1063/1.2967454.

Full text

APA, Harvard, Vancouver, ISO, and other styles

28

Kerber, A., S. A. Krishnan, and E. A. Cartier. "Voltage Ramp Stress for Bias Temperature Instability Testing of Metal-Gate/High- $k$ Stacks." IEEE Electron Device Letters 30, no. 12 (2009): 1347–49. http://dx.doi.org/10.1109/led.2009.2032790.

Full text

APA, Harvard, Vancouver, ISO, and other styles

29

Kaczer, B., A. Veloso, Ph J. Roussel, T. Grasser, and G. Groeseneken. "Investigation of Bias-Temperature Instability in work-function-tuned high-k/metal-gate stacks." Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures 27, no. 1 (2009): 459. http://dx.doi.org/10.1116/1.3054352.

Full text

APA, Harvard, Vancouver, ISO, and other styles

30

Asaba, Shunsuke, Tatsuo Schimizu, Yukio Nakabayashi, Shigeto Fukatsu, Toshihide Ito, and Ryosuke Iijima. "Novel Gate Insulator Process by Nitrogen Annealing for Si-Face SiC MOSFET with High-Mobility and High-Reliability." Materials Science Forum 924 (June 2018): 457–60. http://dx.doi.org/10.4028/www.scientific.net/msf.924.457.

Full text

Abstract:

The gate insulator process for SiC-MOSFET was examined and high-quality interface was realized by employing the pre-annealing process before high-temperature N2 annealing. The pre-annealing evidently activated the interface to introduce nitrogen, and then field-effect mobility exceeded 50 cm2/Vs. The fabricated sample also demonstrated superior bias temperature instability (BTI) and excellent breakdown electric field of 11.7 MV/cm.

APA, Harvard, Vancouver, ISO, and other styles

31

Franco, J., B. Kaczer, A. Vais, et al. "Bias Temperature Instability (BTI) in high-mobility channel devices with high-k dielectric stacks: SiGe, Ge, and InGaAs." MRS Advances 1, no. 49 (2016): 3329–40. http://dx.doi.org/10.1557/adv.2016.387.

Full text

Abstract:

ABSTRACTWe present a review of our recent studies of Bias Temperature Instability (BTI) in Metal-Oxide-Semiconductor Field-Effect-Transistors (MOSFETs) fabricated with different material systems, highlighting the reliability opportunities and challenges of each novel device family. We discuss first the intrinsic reliability improvement offered by SiGe and Gep-channel technologies, if a Si cap is used to passivate the channel, in order to fabricate a standard SiO2/HfO2gate stack. We focus on SiGe gate stack optimizations for maximum BTI reliability, and on a simple physics-based model able to r

APA, Harvard, Vancouver, ISO, and other styles

32

Martino, Márcio D. V., Felipe S. Neves, Paula Ghedini Der Agopian, João Antonio Martino, Rita Rooyackers, and Cor Claeys. "Nanowire Tunnel Field Effect Transistors at High Temperature." Journal of Integrated Circuits and Systems 8, no. 2 (2013): 110–15. http://dx.doi.org/10.29292/jics.v8i2.381.

Full text

Abstract:

The aim of this work is to study how the performance of nanowire tunnel field effect transistors (TFETs) is influenced by temperature variation. First of all, simulated energy band diagrams were presented to justify its fundamental working principle and this analysis was compared to experimental data obtained for temperature ranging from 300 to 420 K. This methodology was performed for different nanowire diameters and bias conditions, leading to a deep investigation of parameters such as the ratio of on-state and off-state current (ION/IOFF) and the subthreshold slope (S). Three different tran

APA, Harvard, Vancouver, ISO, and other styles

33

Gao, Qingguo, Chongfu Zhang, Ping Liu, et al. "Effect of Back-Gate Voltage on the High-Frequency Performance of Dual-Gate MoS2 Transistors." Nanomaterials 11, no. 6 (2021): 1594. http://dx.doi.org/10.3390/nano11061594.

Full text

Abstract:

As an atomically thin semiconductor, 2D molybdenum disulfide (MoS2) has demonstrated great potential in realizing next-generation logic circuits, radio-frequency (RF) devices and flexible electronics. Although various methods have been performed to improve the high-frequency characteristics of MoS2 RF transistors, the impact of the back-gate bias on dual-gate MoS2 RF transistors is still unexplored. In this work, we study the effect of back-gate control on the static and RF performance metrics of MoS2 high-frequency transistors. By using high-quality chemical vapor deposited bilayer MoS2 as ch

APA, Harvard, Vancouver, ISO, and other styles

34

Mohapatra, Sushanta, Kumar Pradhan, and Prasanna Sahu. "Resolving the bias point for wide range of temperature applications in High-k/Metal Gate nanoscale DG-MOSFET." Facta universitatis - series: Electronics and Energetics 27, no. 4 (2014): 613–19. http://dx.doi.org/10.2298/fuee1404613m.

Full text

Abstract:

This article investigates the Zero-Temperature-Coefficient (ZTC) bias point and its associated performance metrics of a High-k Metal Gate (HKMG) DG-MOSFET in nanoscale. The ZTC bias point is defined as the point at which the device parameters are independent of temperature. The discussion includes sub threshold slope (SS), drain induced barrier lowering (DIBL), on-off current ratio (Ion/Ioff), transconductance (gm), output conductance (gd) and intrinsic gain (AV). From the results, it is confirmed that there are two different ZTC bias points, one for IDS (ZTCIDS) and the other for gm (ZTCgm).

APA, Harvard, Vancouver, ISO, and other styles

35

Silva, Vanessa Cristina Pereira da, Gilson Wirth, Joao Antonio Martino, and Paula Ghedini Der Agopian. "Analysis of the Negative-Bias-Temperature-Instability on Omega-Gate Silicon Nanowire SOI MOSFETs with Different Dimensions." Journal of Integrated Circuits and Systems 15, no. 2 (2020): 1–5. http://dx.doi.org/10.29292/jics.v15i2.126.

Full text

Abstract:

This work presents an experimental andThis work presents an experimental and simulated analysis of the Negative-Bias-Temperature-Instability (NBTI) on omega-gate nanowire (NW) pMOSFETS transistors, focusing on the influence of channel length and width, since it is an important reliability parameter for advanced technology nodes. To better understand the obtained results of NBTI effect in NW, the 3D-numerical simulations were performed. The results shows a high NBTI in NW (ΔVT≈200-300mV – for WNW=10nm) due to the higher gate oxide electric field accelerating the NBTI effect providing a higher d

APA, Harvard, Vancouver, ISO, and other styles

36

T, Sreenidhi, A. Azizur Rahman, Arnab Bhattacharya, Amitava DasGupta, and Nandita DasGupta. "Reduction in Gate Leakage Current of AlGaN/GaN HEMT by Rapid Thermal Oxidation." MRS Proceedings 1635 (2014): 3–8. http://dx.doi.org/10.1557/opl.2014.203.

Full text

Abstract:

ABSTRACTRapid Thermal Oxidation (RTO) of AlGaN barrier has been employed to reduce the gate leakage current in AlGaN/GaN High Electron Mobility Transistors. Current Voltage (I – V) and Capacitance Voltage (C – V) characteristics of Schottky Barrier diodes and Metal Oxide Semiconductor diodes are compared. At room temperature, reduction in gate leakage current over an order of magnitude in reverse bias and four orders of magnitude in forward bias is achieved upon oxidation. While the gate current reduces upon RTO, gate capacitance does not change indicating gate control over the channel is not

APA, Harvard, Vancouver, ISO, and other styles

37

Liu, Ao, Song Bai, Run Hua Huang, Tong Tong Yang, and Hao Liu. "Research on Threshold Voltage Instability in SiC MOSFET Devices with Precision Measurement." Materials Science Forum 954 (May 2019): 133–38. http://dx.doi.org/10.4028/www.scientific.net/msf.954.133.

Full text

Abstract:

The mechanism of threshold voltage shift was studied. It is believed that the instability in threshold voltage during gate bias stress is due to capture of electrons by the SiC/gate dielectric interface traps and the gate dielectric near interface traps. New experimental platform was designed and built successfully. When positive stress or negative stress is applied to the gate, the change of threshold voltage occur immediately. After stress removal, the recovery of the threshold voltage occur soon. The change and recovery of threshold voltage are very sensitive to time. In order to get accura

APA, Harvard, Vancouver, ISO, and other styles

38

Ren, Shangqing, Bo Tang, Hao Xu, et al. "Characterization of positive bias temperature instability of NMOSFET with high-k/metal gate last process." Journal of Semiconductors 36, no. 1 (2015): 014007. http://dx.doi.org/10.1088/1674-4926/36/1/014007.

Full text

APA, Harvard, Vancouver, ISO, and other styles

39

Liao, Miao, and Zhenghao Gan. "New insight on negative bias temperature instability degradation with drain bias of 28nm High-K Metal Gate p-MOSFET devices." Microelectronics Reliability 54, no. 11 (2014): 2378–82. http://dx.doi.org/10.1016/j.microrel.2014.05.010.

Full text

APA, Harvard, Vancouver, ISO, and other styles

40

Park, Youngseo, Jiyeon Ma, Geonwook Yoo та Junseok Heo. "Interface Trap-Induced Temperature Dependent Hysteresis and Mobility in β-Ga2O3 Field-Effect Transistors". Nanomaterials 11, № 2 (2021): 494. http://dx.doi.org/10.3390/nano11020494.

Full text

Abstract:

Interface traps between a gate insulator and beta-gallium oxide (β-Ga2O3) channel are extensively studied because of the interface trap charge-induced instability and hysteresis. In this work, their effects on mobility degradation at low temperature and hysteresis at high temperature are investigated by characterizing electrical properties of the device in a temperature range of 20–300 K. As acceptor-like traps at the interface are frozen below 230 K, the hysteresis becomes negligible but simultaneously the channel mobility significantly degrades because the inactive neutral traps allow additi

APA, Harvard, Vancouver, ISO, and other styles

41

Nakata, Shuhei, and Shota Tanaka. "Temperature Dependence of dV/dt Impact on the SiC-MOSFET." Materials Science Forum 963 (July 2019): 596–99. http://dx.doi.org/10.4028/www.scientific.net/msf.963.596.

Full text

Abstract:

Recentlly, high speed switching circuits using SiC power device have been developed for reduction of switching loss and downsizing of electric products. The high speed switching leads to the rapid changing of the drain voltage (dV/dt) during the switching period. This paper reports the effects of the dV/dt impact on the self-turn-on and the characteristics of SiC-MOSFET, especially the temperature dependence. The results shows that the gate bias voltage to suppress the self-turn-on is negatively correlated with the temperature. And it is also found that the dV/dt impact breaks down the gate so

APA, Harvard, Vancouver, ISO, and other styles

42

Pala, N., R. Gaska, M. Shur, J. W Yang, and M. Asif Khan. "Low-Frequency Noise in SiO2 /AlGaN/GaN Heterostructures on SiC and Sapphire Substrates." MRS Internet Journal of Nitride Semiconductor Research 5, S1 (2000): 612–18. http://dx.doi.org/10.1557/s109257830000483x.

Full text

Abstract:

The low-frequency noise in GaN-based Metal-Oxide-Semiconductor Heterostructure Field Effect Transistors (MOS-HFETs) and HFETs on sapphire and n-SiC substrates were studied. Hooge parameter at zero gate bias was calculated about 8 × 10−4 for both types of the devices. The AlGaN/GaN MOS-HFETs exhibited extremely low gate leakage current and much lower noise at both positive and negative gate biases. These features demonstrate the high quality of the SiO2/AlGaN heterointerface and feasibility of this technology for high-power microwave transmitter and high-power, high-temperature switches.

APA, Harvard, Vancouver, ISO, and other styles

43

Sveinbjörnsson, Einar Ö., G. Gudjónsson, Fredrik Allerstam, et al. "High Channel Mobility 4H-SiC MOSFETs." Materials Science Forum 527-529 (October 2006): 961–66. http://dx.doi.org/10.4028/www.scientific.net/msf.527-529.961.

Full text

Abstract:

We report investigations of MOS and MOSFET devices using a gate oxide grown in the presence of sintered alumina. In contrast to conventionally grown dry or wet oxides these oxides contain orders of magnitude lower density of near-interface traps at the SiO2/SiC interface. The reduction of interface traps is correlated with enhanced oxidation rate. The absence of near-interface traps makes possible fabrication of Si face 4H-SiC MOSFETs with peak field effect mobility of about 150 cm2/Vs. A clear correlation is observed between the field effect mobility in n-channel MOSFETs and the density of in

APA, Harvard, Vancouver, ISO, and other styles

44

Ren, S., H. Yang, W. Wang, et al. "Negative Bias Temperature Instability Characteristics and Degradation Mechanisms of pMOSFET with High-k/Metal Gate Stacks." ECS Transactions 52, no. 1 (2013): 953–57. http://dx.doi.org/10.1149/05201.0953ecst.

Full text

APA, Harvard, Vancouver, ISO, and other styles

45

Whiteside, Matthew, Subramaniam Arulkumaran, Yilmaz Dikme, Abhinay Sandupatla, and Geok Ing Ng. "Demonstration of AlGaN/GaN MISHEMT on Si with Low-Temperature Epitaxy Grown AlN Dielectric Gate." Electronics 9, no. 11 (2020): 1858. http://dx.doi.org/10.3390/electronics9111858.

Full text

Abstract:

AlGaN/GaN metal-insulator-semiconductor high-electron-mobility transistors (MISHEMT) with a low-temperature epitaxy (LTE)-grown single crystalline AlN gate dielectric were demonstrated for the first time and the post-gate annealing effects at 400 °C were studied. The as-deposited LTE-AlN MISHEMT showed a maximum drain current (IDmax) of 708 mA/mm at a gate bias of 4 V and a maximum extrinsic transconductance (gmmax) of 129 mS/mm. The 400 °C annealed MISHEMT exhibited an increase of 15% in gmmax, an order of magnitude reduction in reverse gate leakage and about a 3% suppression of drain current

APA, Harvard, Vancouver, ISO, and other styles

46

Liao, Yiming, Xiaoli Ji, Qiang Guo, and Feng Yan. "Transformation of Holes Emission Paths under Negative Bias Temperature Stress in Deeply Scaled pMOSFETs." Advances in Condensed Matter Physics 2015 (2015): 1–6. http://dx.doi.org/10.1155/2015/508610.

Full text

Abstract:

We examine the impact of negative bias temperature (NBT) stress on the fluctuations inIDandIGfor deeply scaled pMOSFETs and find that the relative high NBT stress triggersIG-RTN andID-step. Through the analysis of the field dependence of emission constant and the carrier separation measurement, it is found that under the relative high NBT stress some traps keep charged state for very long time, as observing step-like behaviors inID, while other traps emit charged holes to the gate side through TAT process, which originate bothID-step and ID-RTN.

APA, Harvard, Vancouver, ISO, and other styles

47

Magnone, P., G. Barletta, and A. Magrì. "Investigation of degradation mechanisms in low-voltage p-channel power MOSFETs under High Temperature Gate Bias stress." Microelectronics Reliability 88-90 (September 2018): 438–42. http://dx.doi.org/10.1016/j.microrel.2018.06.029.

Full text

APA, Harvard, Vancouver, ISO, and other styles

48

Zhang, T., B. Allard, and J. Bi. "The synergetic effects of high temperature gate bias and total ionization dose on 1.2 kV SiC devices." Microelectronics Reliability 88-90 (September 2018): 631–35. http://dx.doi.org/10.1016/j.microrel.2018.06.046.

Full text

APA, Harvard, Vancouver, ISO, and other styles

49

Zorn, Christian, and Nando Kaminski. "Temperature–humidity–bias testing on insulated‐gate bipolartransistor modules – failure modes and acceleration due to high voltage." IET Power Electronics 8, no. 12 (2015): 2329–35. http://dx.doi.org/10.1049/iet-pel.2015.0031.

Full text

APA, Harvard, Vancouver, ISO, and other styles

50

Weng, Ming Hung, Rajat Mahapatra, Nicolas G. Wright та Alton B. Horsfall. "Post Metallization Annealing Characterization of Interface Properties of High-κ Dielectrics Stack on Silicon Carbide". Materials Science Forum 600-603 (вересень 2008): 771–74. http://dx.doi.org/10.4028/www.scientific.net/msf.600-603.771.

Full text

Abstract:

The interface properties of TiO2/SiO2/SiC metal-insulator-semiconductor (MIS) capacitors were investigated by C-V and G-V measurements over a range of frequencies between 10 kHz and 1 MHz from room temperature up to 500°C. Ledges from multiple traps were observed during high frequency (1 MHz) sweeps from inversion to accumulation during measurements at elevated temperatures. The high measuring temperature resulted in the annealing of the sample, where the existence of trap ledges was observed to be temperature dependent. For n-type substrate negative Qf causes the shift of the C-V curve to mor

APA, Harvard, Vancouver, ISO, and other styles

We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!