Relevant bibliographies by topics / Area and delay efficient

Contents

  1. Journal articles
  2. Dissertations / Theses
  3. Books
  4. Book chapters
  5. Conference papers
  6. Reports

Academic literature on the topic 'Area and delay efficient'

Author: Grafiati
Published: 2 June 2025
Last updated: 31 July 2025

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the lists of relevant articles, books, theses, conference reports, and other scholarly sources on the topic 'Area and delay efficient.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Journal articles on the topic "Area and delay efficient"

1

S A Marimuthu, Sudha. "Design of Area-Delay-Power Efficient Adaptive Filter using Wallace Tree Multiplier." International Journal of Scientific Engineering and Research 2, no. 4 (2014): 121–25. https://doi.org/10.70729/j2013241.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Mohanty, Basant Kumar, and Sujit Kumar Patel. "Area–Delay–Power Efficient Carry-Select Adder." IEEE Transactions on Circuits and Systems II: Express Briefs 61, no. 6 (2014): 418–22. http://dx.doi.org/10.1109/tcsii.2014.2319695.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

J. Pravin adlin, J. Pravin adlin. "An Area and Delay Efficient Csla Architecture." IOSR Journal of Electronics and Communication Engineering 5, no. 3 (2013): 20–25. http://dx.doi.org/10.9790/2834-0532025.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Perri, Stefania, Pasquale Corsonello, and Giuseppe Cocorullo. "Area-Delay Efficient Binary Adders in QCA." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22, no. 5 (2014): 1174–79. http://dx.doi.org/10.1109/tvlsi.2013.2261831.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Saranya, R., B. Paulchamy, K. Kalpana, V. V. Teresa, and P. Logamurthy. "Area-Delay-Power-Efficient GDI Architecture Select Adder to Carry." E3S Web of Conferences 616 (2025): 02005. https://doi.org/10.1051/e3sconf/202561602005.

Full text
Abstract:
The signal processing system is extremely popular in this day and age. All of the primary circuits in the digital signal processing system are built around the adder, which is the fundamental building block. Today’s needs for lowering the delay, space, and power consumption of adder circuits boost the overall efficiency of the system, propelling it to the next stage of technological development. Despite the fact that the Carry Select Adder (CSLA) takes up more space, it is being utilised in place of the ripple carry adder in order to reduce propagation delays. In other models, a Carry Select A
APA, Harvard, Vancouver, ISO, and other styles
6

Preetha, S. "Area-Delay Efficient Modified Majority Gate Binary Adders in Quantum-Dot Cellular Automata." International Journal of Scientific Engineering and Research 3, no. 5 (2015): 104–7. https://doi.org/10.70729/ijser15171.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Li, Danqing, Huaguo Liang, Hong Zhang, et al. "BPath-RO: A Performance- and Area-Efficient In Situ Delay Measurement Scheme for Digital IC." Electronics 12, no. 23 (2023): 4853. http://dx.doi.org/10.3390/electronics12234853.

Full text
Abstract:
Circuit delays are increasingly sensitive to process, voltage, temperature, and aging (PVTA) variations, severely impacting circuit performance. Accurate measurement of circuit delay is essential. However, the additional hardware structures for measuring circuit delay add to the critical path delay. To address this issue, this paper proposes a bypass-based ring oscillator (BPath-RO) that reduces the impact on the critical path delay by moving the added measurement control structures to the bypass. The proposed measurement scheme requires only two transistors inserted into the critical path, wh
APA, Harvard, Vancouver, ISO, and other styles
8

Meher, Pramod Kumar, and Sang Yoon Park. "Area-Delay-Power Efficient Fixed-Point LMS Adaptive Filter With Low Adaptation-Delay." IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22, no. 2 (2014): 362–71. http://dx.doi.org/10.1109/tvlsi.2013.2239321.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Li, Shuguo, and Jian Zhang. "Area-delay efficient parallel architecture for Fermat number transform." IEICE Electronics Express 6, no. 8 (2009): 449–55. http://dx.doi.org/10.1587/elex.6.449.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

. N. KakatkarD. Bobad, M. e, M. "Implementation on FPGA Area-Delay Efficient Architecture of CSLA." International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering 04, no. 06 (2015): 5135–42. http://dx.doi.org/10.15662/ijareeie.2015.0406032.

Full text
APA, Harvard, Vancouver, ISO, and other styles
More sources

Dissertations / Theses on the topic "Area and delay efficient"

1

Sarkar, Mahasweta. "MAC layer power management schemes for efficient energy-delay tradeoffs in wireless local area networks." Connect to a 24 p. preview or request complete full text in PDF format. Access restricted to UC campuses, 2006. http://wwwlib.umi.com/cr/ucsd/fullcit?p3194817.

Full text
Abstract:
Thesis (Ph. D.)--University of California, San Diego, 2006.<br>Title from first page of PDF file (viewed February 28, 2006). Available via ProQuest Digital Dissertations. Vita. Includes bibliographical references (p. 93-96).
APA, Harvard, Vancouver, ISO, and other styles
2

Consoli, Elio. "Nanometer CMOS Clocked Storage Elements: Optimization Techniques, Comparison and Novel Energy-Efficient Design Solutions." Doctoral thesis, Università di Catania, 2012. http://hdl.handle.net/10761/1075.

Full text
Abstract:
Clocked storage elements are among the most important elements in the design of digital systems, such as microprocessors, since they allow to synchronize and regulate the entire flow of digital data within the system. With the aim of obtaining conspicuous performance increments at each process generation, dimensional scaling has been supported by the reduction of the number of logic stages within each pipeline stage. Therefore, an increasing impact of the timing overhead due to clocked storage elements on the clock period can be observed. Moreover, the continuous increase in energy consumption
APA, Harvard, Vancouver, ISO, and other styles
3

Widana, Pathiranage Amila Gayan Rakkitha Thilakarathne. "Modelling busway operation with mixed stopping and non-stopping buses." Thesis, Queensland University of Technology, 2015. https://eprints.qut.edu.au/82819/1/Amila%20Gayan%20Rakkitha%20Thilakarathne_Widana%20Pathiranage_Thesis.pdf.

Full text
Abstract:
This thesis investigated the complexity of busway operation with stopping and non-stopping buses using field data and microscopic simulation modelling. The proposed approach made significant recommendations to transit authorities to achieve the most practicable system capacity for existing and new busways. The empirical equations developed in this research and newly introduced analysis methods will be ideal tools for transit planners to achieve optimal reliability of busways.
APA, Harvard, Vancouver, ISO, and other styles
4

Liu, Xuan. "Efficient delay-tolerant particle filtering." Thesis, McGill University, 2010. http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=95173.

Full text
Abstract:
Tracking is frequently performed using multiple sensor platforms, with measurements being relayed to a fusion centre over a wireless network. This can lead to some measurements being delayed when adverse environmental conditions cause packet losses to occur. These delayed measurements are called “out-of-sequence measurements (OOSMs)”. Simply discarding the delayed OOSMs can waste important information and lead to much poorer tracking performance. This thesis proposes a novel algorithm for delay-tolerant particle filtering that is computationally efficient and has limited memory requirements. T
APA, Harvard, Vancouver, ISO, and other styles
5

Zhao, Bi. "Energy-efficient delay-tolerant cognitive radio networks." Thesis, King's College London (University of London), 2015. http://kclpure.kcl.ac.uk/portal/en/theses/energyefficient-delaytolerant-cognitive-radio-networks(41fbfda3-f651-45ea-846d-50944b025826).html.

Full text
Abstract:
Undoubtedly the upward growth trend in aggregate mobile Internet IP traffic is expected to continue steadily. In this emerging mobile environment with increased data traffic and always-on applications, the limitations of battery technologies lead to drastically shorten recharging cycles of mobile devices. For mobile applications that can tolerate a moderate delay which account for a high proportion of global mobile traffic, a technique that postpones the data transmission to high-rate hotspots could effectively provide significant energy gains, which can be translated to increased battery life
APA, Harvard, Vancouver, ISO, and other styles
6

Wang, Yunsheng. "Designing Efficient Routing Protocols in Delay Tolerant Networks." Diss., Temple University Libraries, 2013. http://cdm16002.contentdm.oclc.org/cdm/ref/collection/p245801coll10/id/224066.

Full text
Abstract:
Computer and Information Science<br>Ph.D.<br>This thesis presents the design and evaluation of routing protocols for efficient content delivery and dissemination in delay tolerant networks. With the advancement in technology, the communication devices with wireless interfaces become more and more universal. Delay tolerant networks (DTNs) are characterized by intermittent connectivity and limited network capacity. There exist several different application scenarios: connectivity of developing countries, vehicular DTN road communications, and social contact networks. In this thesis, we explore t
APA, Harvard, Vancouver, ISO, and other styles
7

Joshi, Gauri. "Efficient redundancy techniques to reduce delay in Cloud systems." Thesis, Massachusetts Institute of Technology, 2016. http://hdl.handle.net/1721.1/105944.

Full text
Abstract:
Thesis: Ph. D., Massachusetts Institute of Technology, Department of Electrical Engineering and Computer Science, 2016.<br>This electronic version was submitted by the student author. The certified thesis is available in the Institute Archives and Special Collections.<br>Cataloged from student-submitted PDF version of thesis.<br>Includes bibliographical references (pages 197-209).<br>Cloud services are changing the world by providing millions of people low-cost access to the computing power of data centers. Storing and processing data on shared servers in the cloud provides scalability and fl
APA, Harvard, Vancouver, ISO, and other styles
8

Madsen, Stine, and Tina Charlotte Olsson. "Cost-Efficient Emission Control Area Compliancy." Thesis, Norges teknisk-naturvitenskapelige universitet, Institutt for marin teknikk, 2012. http://urn.kb.se/resolve?urn=urn:nbn:no:ntnu:diva-18743.

Full text
Abstract:
The overall aim of this case study is to find the most cost-effective strategy for complying with the IMO&#146;s MARPOL Convention Regulation 13 &amp; 14 in the Baltic Sea Emission Control Areas (ECAs) in the period from 2015 to 2035. The alternative compliance strategies considered are:- Scenario 0: Use Marine Gas Oil (MGO with 0.1% sulphur) to comply with the sulphur requirements, no other abatement measures installed, but an assumed NOx-taxation applies;- Scenario 1: Use Heavy Fuel Oil (HFO with 2.7% sulphur) and add scrubber and SCR to reduce SOx and NOx emissions, respectively;- Scenario
APA, Harvard, Vancouver, ISO, and other styles
9

Tennakoon, Hiran Kasturiratne. "Efficient and accurate gate sizing with piecewise convex delay models /." Thesis, Connect to this title online; UW restricted, 2005. http://hdl.handle.net/1773/5999.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Angelopoulos, Spyros. "Efficient online algorithms for multicasting with bandwidth and delay guarantees." Thesis, National Library of Canada = Bibliothèque nationale du Canada, 1999. http://www.collectionscanada.ca/obj/s4/f2/dsk1/tape7/PQDD_0004/MQ45942.pdf.

Full text
APA, Harvard, Vancouver, ISO, and other styles
More sources

Books on the topic "Area and delay efficient"

1

Park, June S. Delay analysis for multidimensional queueing process in CSMA/CD local area networks. Naval Postgraduate School, 1991.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
2

He, Shibo, Jiming Chen, Junkun Li, and Youxian Sun. Energy-Efficient Area Coverage for Intruder Detection in Sensor Networks. Springer International Publishing, 2014. http://dx.doi.org/10.1007/978-3-319-04648-8.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Li, Siu Kuen Silas. An area efficient and high speed programmable digital biquad filter. National Library of Canada = Bibliothèque nationale du Canada, 1999.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
4

Remmer, D. Towards more efficient electric power generation in SECWA remote systems. Minerals and Energy Research Institute of Western Australia, 1994.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
5

Ng, Eddie Kai Ho. Illuminating the local area: Towards adaptive, efficient, practical optical access networks. National Library of Canada, 2000.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
6

Teachers, National Union of. No time to delay: An urgent call to the Secretary of State on London and Fringe Area Allowances. ATL, NUT, NASUWT, 2002.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
7

Kar, Gouranga. Productive and profitable management of rainfed lowland rice area through intensive cropping and efficient water use. Water Technology Centre for Eastern Region, Indian Council of Agricultural Research, 2008.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
8

Transport, European Commission Directorate General for Mobility and. White paper on transport: Roadmap to a single European transport area : towards a competitive and resource-efficient transport system. Publications Office of the European Union, 2011.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
9

US GOVERNMENT. An Act to Encourage the Restoration of Estuary Habitat through More Efficient Project Financing and Enhanced Coordination of Federal and Non-Federal Restoration Programs, and for Other Purposes. U.S. G.P.O., 2000.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
10

Im, Su-gyŏng (Researcher in North Korean studies), author, ed. Taebuk piryo chiwŏn saŏp p'yŏngka wa piryo punya taebuk hyŏmnyŏk hyoyurhwa pangan: Assessment of the fertilizer aid project for North Korea and plans for efficient inter-Korean cooperation in the fertilizer area. Han'guk Nongch'on Kyŏngje Yŏn'guwŏn, 2014.

Find full text
APA, Harvard, Vancouver, ISO, and other styles
More sources

Book chapters on the topic "Area and delay efficient"

1

Ganesh, K. V., and V. Malleswara Rao. "Design of Area-Delay Efficient Parallel Adder." In Proceedings of 2nd International Conference on Intelligent Computing and Applications. Springer Singapore, 2016. http://dx.doi.org/10.1007/978-981-10-1645-5_28.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Krishnamurthy, Rahul, and G. K. Sharma. "An Area Efficient Wide Range On-Chip Delay Measurement Architecture." In Communications in Computer and Information Science. Springer Berlin Heidelberg, 2013. http://dx.doi.org/10.1007/978-3-642-42024-5_7.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Jyoti Singh, Km, and Manish Kumar. "Study of Area-delay and Energy Efficient Multi-operand Binary Tree Adder." In Lecture Notes in Electrical Engineering. Springer Nature Singapore, 2022. http://dx.doi.org/10.1007/978-981-19-0312-0_51.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Kalivaraprasad, B., M. V. D. Prasad, Ch Raju Kumar Singh, S. Ravichand, and A. Pramod Kumar. "An Area and Delay-Efficient Approximate Hybrid Adder for VLSI Circuit Designs." In Lecture Notes in Electrical Engineering. Springer Nature Singapore, 2022. http://dx.doi.org/10.1007/978-981-19-2828-4_3.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Chakraborty, Madhu Sudan, Ganti Sreelakshmi, Anirban Chakraborty, Sandip Kumar Sao, and Dulal Chandra Sahana. "Towards Area-Delay Efficient Reverse Conversion of Higher-Radix Signed-Digit Number Systems." In Lecture Notes in Electrical Engineering. Springer Nature Singapore, 2022. http://dx.doi.org/10.1007/978-981-19-1111-8_1.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Venkatesh, T. Charan, K. Niranjan Reddy, and E. John Alex. "Efficient Multi-operand Binary Tree Adder with Minimal Area Delay and Energy Consumption." In Communications in Computer and Information Science. Springer Nature Switzerland, 2025. https://doi.org/10.1007/978-3-031-82386-2_5.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Mahesh, V. V., and T. K. Shahana. "Delay and Area Efficient Sound Wave Decomposition by Nonuniform Filter Bank for Digital Hearing Aids." In Proceedings of SAI Intelligent Systems Conference (IntelliSys) 2016. Springer International Publishing, 2017. http://dx.doi.org/10.1007/978-3-319-56994-9_5.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Santhi, S., E. Udayakumar, and T. Gowthaman. "Design and Implementation of an Area- and Delay-Efficient FxLMS Filter for Active Noise Cancellation." In Computational Intelligence and Sustainable Systems. Springer International Publishing, 2018. http://dx.doi.org/10.1007/978-3-030-02674-5_8.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Shetkar, Swati, and Manisha Waje. "Power-Delay-Area Efficient Design and Implementation of Vedic Multiplier Using 14 nm Finfet Technology." In Lecture Notes in Electrical Engineering. Springer Nature Singapore, 2022. http://dx.doi.org/10.1007/978-981-16-7985-8_78.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Dayo, Khalil, Abdul Qadeer Khan Rajput, Bhawani S. Chowdhry, and Narinder Chowdhry. "Impact of Cluster Size on Efficient LUT-FPGA Architecture for Best Area and Delay Trade-Off." In Wireless Networks, Information Processing and Systems. Springer Berlin Heidelberg, 2008. http://dx.doi.org/10.1007/978-3-540-89853-5_26.

Full text
APA, Harvard, Vancouver, ISO, and other styles

Conference papers on the topic "Area and delay efficient"

1

Arunkumar, K., Mallireddy Venkata Nithin Reddy, and Manamasi Bhavya. "Area and Delay Efficient Adders for Inexact Computing Implementation." In 2025 3rd International Conference on Device Intelligence, Computing and Communication Technologies (DICCT). IEEE, 2025. https://doi.org/10.1109/dicct64131.2025.10986458.

Full text
APA, Harvard, Vancouver, ISO, and other styles
2

Cheng, Qianxi, Xin’An Wang, Xing Zhang, and Chen Zhang. "An Enhanced Power-Delay and Area Efficient Dual Output Subthreshold Level Shifter." In 2024 7th International Conference on Electronics Technology (ICET). IEEE, 2024. http://dx.doi.org/10.1109/icet61945.2024.10673153.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Shadangi, Ashish Ranjan, Suvra Sekhar Das, Indrajit Chakrabarti, and B. V. Sudhakar Reddy. "Area-Delay-Power Efficient VLSI Architecture of OTFS Transceiver in Multipath Fading Channel." In 2024 15th International Conference on Computing Communication and Networking Technologies (ICCCNT). IEEE, 2024. http://dx.doi.org/10.1109/icccnt61001.2024.10725772.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Raghuram, CH Naga, Gundugonti Kishore Kumar, Vejandla Sreeja, Chelli Tharani, Akiri Vivaswanth, and N. V. L. Narasimha Murty. "Efficient Approximate Adder Design for Image Brightness Enhancement: Balancing Area, Power, and Delay." In 2024 International Conference on Computer, Electronics, Electrical Engineering & their Applications (IC2E3). IEEE, 2024. https://doi.org/10.1109/ic2e362166.2024.10827439.

Full text
APA, Harvard, Vancouver, ISO, and other styles
5

Alla, Navteja, and Syed Ershad Ahmed. "An Area and Delay Efficient Logarithmic Multiplier." In 2020 International Conference on Contemporary Computing and Applications (IC3A). IEEE, 2020. http://dx.doi.org/10.1109/ic3a48958.2020.233291.

Full text
APA, Harvard, Vancouver, ISO, and other styles
6

Al-Eryani, Jidan, Alexander Stanitzki, Karsten Konrad, Nima Tavangaran, Dieter Bruckmann, and Rainer Kokozinski. "Low-power area-efficient delay element with a wide delay range." In 2012 19th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2012). IEEE, 2012. http://dx.doi.org/10.1109/icecs.2012.6463625.

Full text
APA, Harvard, Vancouver, ISO, and other styles
7

Chakraborty, Kuntal, Alak Majumder, and Abir J. Mondal. "Area and Power Efficient Differential Programmable Delay Cell." In 2023 IEEE 20th India Council International Conference (INDICON). IEEE, 2023. http://dx.doi.org/10.1109/indicon59947.2023.10440771.

Full text
APA, Harvard, Vancouver, ISO, and other styles
8

Juang, Tso-Bing. "Area/Delay Efficient Recoding Methods for Parallel CORDIC Rotations." In APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems. IEEE, 2006. http://dx.doi.org/10.1109/apccas.2006.342536.

Full text
APA, Harvard, Vancouver, ISO, and other styles
9

Iswerya, P., Shruti Gupta, Mini Goel, Veepsa Bhatia, Neeta Pandey, and Asok Bhattacharyya. "Delay area efficient low voltage FVF based current comparator." In 2012 Students Conference on Engineering and Systems (SCES). IEEE, 2012. http://dx.doi.org/10.1109/sces.2012.6199088.

Full text
APA, Harvard, Vancouver, ISO, and other styles
10

Wang, Dongxing, Leibo Liu, Bo Wang, and Shaojun Wei. "Area-Efficient Delay-based PUF Based on Logic Gates." In 2018 13th APCA International Conference on Automatic Control and Soft Computing (CONTROLO). IEEE, 2018. http://dx.doi.org/10.1109/controlo.2018.8439790.

Full text
APA, Harvard, Vancouver, ISO, and other styles

Reports on the topic "Area and delay efficient"

1

Yang, Yu, Hen-Geul Yeh, and Bryan Aguirre. Fuel Cell System Development for Heavy Duty Vehicles. Mineta Transportation Institute, 2025. https://doi.org/10.31979/mti.2025.2441.

Full text
Abstract:
As California advances its ambitious goals for transportation electrification to combat climate change, hydrogen-powered fuel cells are emerging as a viable solution for overcoming the challenges of heavy-duty vehicles, offering an efficient alternative to lithium-ion batteries because they produce minimal chemical, thermal, and carbon emissions. One type of hydrogen fuel cell technology called proton exchange membrane fuel cells (PEMFCs) has garnered the most attention due to its distinct advantages, including relatively low operating temperatures (60–80 °C) and reliable performance at high c
APA, Harvard, Vancouver, ISO, and other styles
2

Penzes, Paul I., Mika Nystroem, and Alain J. Martin. Transistor Sizing of Energy-Delay-Efficient Circuits. Defense Technical Information Center, 2005. http://dx.doi.org/10.21236/ada437313.

Full text
APA, Harvard, Vancouver, ISO, and other styles
3

Penzes, Paul I., Mika Nystrom, and Alain J. Martin. Transistor Sizing of Energy-Delay-Efficient Circuits. Defense Technical Information Center, 2006. http://dx.doi.org/10.21236/ada443257.

Full text
APA, Harvard, Vancouver, ISO, and other styles
4

Graziano, Alejandro, Georg Schaur, Christian Volpe Martincus, and Jerónimo Carballo. Endogenous Border Times. Inter-American Development Bank, 2016. http://dx.doi.org/10.18235/0011740.

Full text
Abstract:
We examine transaction-level Peruvian import data to show that firms are subject to significant costs of port-of-entry delays. At the transaction level, we observe the time it takes a shipment to clear each step in the entry process. Our theory shows conditions under which observed entry times are endogenous. As a result, total entry delays potentially lead to biased policy conclusions and non-informative efficiency rankings of countries' entry procedures. We make three empirical contributions that help unbundle sources for time costs in trade and border effects. First, we provide evidence tha
APA, Harvard, Vancouver, ISO, and other styles
5

Raghothama, Kashchandra G., Avner Silber, and Avraham Levy. Biotechnology approaches to enhance phosphorus acquisition of tomato plants. United States Department of Agriculture, 2006. http://dx.doi.org/10.32747/2006.7586546.bard.

Full text
Abstract:
Abstract: Phosphorus is one of the least available macronutrient in the soil. The high affinity phosphate transporters are known to be associated with phosphate acquisition under natural conditions. Due to unique interactions of phosphate with soil particles, up to 80% of the applied phosphates may be fixed forcing the farmers to apply 4 to 5 times the fertilizers necessary for crop production. Efficient uptake and utilization of this essential nutrient is essential for sustainability and profitability of agriculture. Many predictions point to utilization/exhaustion of high quality phosphate r
APA, Harvard, Vancouver, ISO, and other styles
6

Thompson. L52114 Efficient use of Cathodic Polarization Criteria. Pipeline Research Council International, Inc. (PRCI), 2005. http://dx.doi.org/10.55274/r0011101.

Full text
Abstract:
A series of long term polarization tests were performed to investigate efficient use of the 100mV polarization growth/decay for demonstrating CP effectiveness. Several conclusions were drawn. Absolute time limits for measuring polarization growth or decay could not be justified. Simple extrapolation of polarization growth or decay curves also could not be justified; future extrapolation needs to be mechanistically based. The application of CP can change the local environment at a steel surface including creating passivity. Redox reactions in soils complicate analysis of polarization data. For
APA, Harvard, Vancouver, ISO, and other styles
7

Lever, James, Emily Asenath-Smith, Susan Taylor, and Austin Lines. Assessing the mechanisms thought to govern ice and snow friction and their interplay with substrate brittle behavior. Engineer Research and Development Center (U.S.), 2021. http://dx.doi.org/10.21079/1168142742.

Full text
Abstract:
Sliding friction on ice and snow is characteristically low at temperatures common on Earth’s surface. This slipperiness underlies efficient sleds, winter sports, and the need for specialized tires. Friction can also play micro-mechanical role affecting ice compressive and crushing strengths. Researchers have proposed several mechanisms thought to govern ice and snow friction, but directly validating the underlying mechanics has been difficult. This may be changing, as instruments capable of micro-scale measurements and imaging are now being brought to bear on friction studies. Nevertheless, gi
APA, Harvard, Vancouver, ISO, and other styles
8

Chen, Stanley, Yaobin Chen, Renran Tian, et al. Alternate Interchange Signing Study for Indiana Highways. Purdue University, 2022. http://dx.doi.org/10.5703/1288284317439.

Full text
Abstract:
The main objectives of this research were to (1) understand signing issues from the perspective of drivers and (2) develop recommendations for improving interchange signing in Indiana to aid driver understanding and increase the safety and efficiency of highway traffic operations. An online survey with specific questions was designed and distributed through email, social media, online newspapers, and a survey company with the goal of better understanding driver thinking when approaching decision-making areas on the interstate. The analysis of the survey results revealed the following. •Drivers
APA, Harvard, Vancouver, ISO, and other styles
9

Mohammadian, Abolfazl, Mohammad Miralinaghi, Alireza Talebpour, Sajad Askari, and Sanaz Kazemzadehazad. State Department of Transportation Support for Operationalizing Transit Signal Priority. Illinois Center for Transportation, 2025. https://doi.org/10.36501/0197-9191/25-005.

Full text
Abstract:
Transit signal priority (TSP) systems have become an integral part of regional intelligent transportation systems integration. They modify signal operations to facilitate faster transit through intersections, improve transit service reliability, reduce delays, and enhance overall transit operational efficiency. Agencies are planning and implementing next-generation TSP systems. However, multifaceted challenges complicate TSP implementation, particularly in urban regions with high traffic density and multiple stakeholders. Exploring these challenges can help develop more efficient deployment st
APA, Harvard, Vancouver, ISO, and other styles
10

Flaishman, Moshe, Herb Aldwinckle, Shulamit Manulis, and Mickael Malnoy. Efficient screening of antibacterial genes by juvenile phase free technology for developing resistance to fire blight in pear and apple trees. United States Department of Agriculture, 2008. http://dx.doi.org/10.32747/2008.7613881.bard.

Full text
Abstract:
Objectives: The original objectives of this project were to: Produce juvenile-free pear and apple plants and examine their sensitivity to E. amylovora; Design novel vectors, for antibacterial proteins and promoters expression, combined with the antisense TFL1 gene, and transformation of Spadona pear in Israel and Galaxy apple in USA. The original objectives were revised from the development of novel vectors with antibacterial proteins combined with the TFL-1 due to the inefficiency of alternative markes initially evaluated in pear, phoshomannose-isomerase and 2-deoxyglucose-6-phosphate phospha
APA, Harvard, Vancouver, ISO, and other styles
You might also be interested in the extended bibliographies on the topic 'Area and delay efficient' for particular source types:
Journal articles Dissertations / Theses Books
We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!

To the bibliography