Log in

Relevant bibliographies by topics / Circuit optimization / Dissertations / Theses

To see the other types of publications on this topic, follow the link: Circuit optimization.

Dissertations / Theses on the topic 'Circuit optimization'

Author: Grafiati

Published: 4 June 2021

Last updated: 25 July 2025

Create a spot-on reference in APA, MLA, Chicago, Harvard, and other styles

Select a source type:

Consult the top 50 dissertations / theses for your research on the topic 'Circuit optimization.'

Next to every source in the list of references, there is an 'Add to bibliography' button. Press on it, and we will generate automatically the bibliographic reference to the chosen work in the citation style you need: APA, MLA, Harvard, Chicago, Vancouver, etc.

You can also download the full text of the academic publication as pdf and read online its abstract whenever available in the metadata.

Browse dissertations / theses on a wide variety of disciplines and organise your bibliography correctly.

1

Markle, Kendra L. (Kendra Lys). "Methodology for circuit optimization." Thesis, Massachusetts Institute of Technology, 1995. http://hdl.handle.net/1721.1/37001.

Full text

APA, Harvard, Vancouver, ISO, and other styles

2

Manthe, Alicia Louise. "Symbolic circuit analysis : DDD optimization and nonlinearity analysis /." Thesis, Connect to this title online; UW restricted, 2003. http://hdl.handle.net/1773/6082.

Full text

APA, Harvard, Vancouver, ISO, and other styles

3

Aggarwal, Varun. "Analog circuit optimization using evolutionary algorithms and convex optimization." Thesis, Massachusetts Institute of Technology, 2007. http://hdl.handle.net/1721.1/40525.

Full text

Abstract:

Thesis (S.M.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2007.<br>Includes bibliographical references (p. 83-88).<br>In this thesis, we analyze state-of-art techniques for analog circuit sizing and compare them on various metrics. We ascertain that a methodology which improves the accuracy of sizing without increasing the run time or the designer effort is a contribution. We argue that the accuracy of geometric programming can be improved without adversely influencing the run time or increasing the designer's effort. This is facilitated by dec

APA, Harvard, Vancouver, ISO, and other styles

4

Mitros, Piotr 1979. "A framework for analog circuit optimization." Thesis, Massachusetts Institute of Technology, 2004. http://hdl.handle.net/1721.1/28447.

Full text

Abstract:

Thesis (M. Eng.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 2004.<br>Includes bibliographical references (p. 49-50).<br>This thesis presents a system for optimization of analog circuit topologies and component values. The topology is optimized using simulated annealing, while the component values are optimized using gradient descent. Local minima are avoided and constraints are kept through the use of coordinate transformations, as well as the use of default starting points for component values. The system is targeted for use in 3D integrated

APA, Harvard, Vancouver, ISO, and other styles

5

Lui, Siu-hong. "Analog circuit design by nonconvex polynomial optimization two design examples /." Click to view the E-thesis via HKUTO, 2007. http://sunzi.lib.hku.hk/HKUTO/record/B39557418.

Full text

APA, Harvard, Vancouver, ISO, and other styles

6

Agnihotri, Ameya Ramesh. "Combinatorial optimization techniques for VLSI placement." Diss., Online access via UMI:, 2007.

Find full text

APA, Harvard, Vancouver, ISO, and other styles

7

Bhattacharya, Sambuddha. "Template-driven parasitic-aware optimization of analog/RF IC layouts /." Thesis, Connect to this title online; UW restricted, 2005. http://hdl.handle.net/1773/6121.

Full text

APA, Harvard, Vancouver, ISO, and other styles

8

Thakral, Garima. "Process-Voltage-Temperature Aware Nanoscale Circuit Optimization." Thesis, University of North Texas, 2010. https://digital.library.unt.edu/ark:/67531/metadc67943/.

Full text

Abstract:

Embedded systems which are targeted towards portable applications are required to have low power consumption because such portable devices are typically powered by batteries. During the memory accesses of such battery operated portable systems, including laptops, cell phones and other devices, a significant amount of power or energy is consumed which significantly affects the battery life. Therefore, efficient and leakage power saving cache designs are needed for longer operation of battery powered applications. Design engineers have limited control over many design parameters of the circuit a

APA, Harvard, Vancouver, ISO, and other styles

9

Lui, Siu-hong, and 呂小康. "Analog circuit design by nonconvex polynomial optimization: two design examples." Thesis, The University of Hong Kong (Pokfulam, Hong Kong), 2007. http://hub.hku.hk/bib/B39557418.

Full text

APA, Harvard, Vancouver, ISO, and other styles

10

Lehmann, Peter W. "Printed circuit board manufacturing process improvement drill optimization." Menomonie, WI : University of Wisconsin--Stout, 2005. http://www.uwstout.edu/lib/thesis/2005/2005lehmannp.pdf.

Full text

APA, Harvard, Vancouver, ISO, and other styles

11

Venkataraman, Mahalingam. "Techniques for VLSI Circuit Optimization Considering Process Variations." Scholar Commons, 2009. https://scholarcommons.usf.edu/etd/66.

Full text

Abstract:

Technology scaling has increased the transistor's susceptibility to process variations in nanometer very large scale integrated (VLSI) circuits. The effects of such variations are having a huge impact on performance and hence the timing yield of the integrated circuits. The circuit optimization objectives namely power, area, and delay are highly correlated and conflicting in nature. The inception of variations in process parameters have made their relationship intricate and more difficult to optimize. Traditional deterministic methods ignoring variation effects negatively impacts timing yield.

APA, Harvard, Vancouver, ISO, and other styles

12

Busuioc, Dan. "Circuit Model Parameter Extraction and Optimization for Microwave Filters." Thesis, University of Waterloo, 2002. http://hdl.handle.net/10012/804.

Full text

Abstract:

This thesis presents a method for parameter extraction of circuit elements from microwave filters. This diagnosis method can be applied to a sufficiently large number of filters and it can also be used in conjunction with a neural network model for filter design, greatly reducing development time. This thesis is an introduction of parameter extraction and circuit modelling through use of neural networks. It also presents an implementation of the proposed method as well as numerical results and validation data. Detailed implementation code is presented in the appendix.

APA, Harvard, Vancouver, ISO, and other styles

13

Hallam, Philip. "Optimization of regular VLSI structures for silicon compilation." Thesis, University of Huddersfield, 1990. http://ethos.bl.uk/OrderDetails.do?uin=uk.bl.ethos.254742.

Full text

APA, Harvard, Vancouver, ISO, and other styles

14

Mukherjee, Souvik. "Layout-level Circuit Sizing and Design-for-manufacturability Methods for Embedded RF Passive Circuits." Diss., Georgia Institute of Technology, 2007. http://hdl.handle.net/1853/16131.

Full text

Abstract:

The emergence of multi-band communications standards, and the fast pace of the consumer electronics markets for wireless/cellular applications emphasize the need for fast design closure. In addition, there is a need for electronic product designers to collaborate with manufacturers, gain essential knowledge regarding the manufacturing facilities and the processes, and apply this knowledge during the design process. In this dissertation, efficient layout-level circuit sizing techniques, and methodologies for design-for-manufacturability have been investigated. For cost-effective fabrication o

APA, Harvard, Vancouver, ISO, and other styles

15

Daroui, Danesh. "Implementation and optimization of partial element equivalent circuit-based solver /." Luleå, 2010. http://pure.ltu.se/ws/fbspretrieve/4634257.

Full text

APA, Harvard, Vancouver, ISO, and other styles

16

Johansson, Anders. "Evaluation of different CMOS processes using a circuit optimization tool." Thesis, Linköping University, Electronics System, 2009. http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-52338.

Full text

Abstract:

<p>The geometry of CMOS processes has decreased in a steady pace over the years at the same time as the complexity has increased. Even if there are more requirements on the designer today, the main goal is still the same: to minimize the occupied area and power dissipation. This thesis investigates if a prediction of the costs in future CMOS processes can be made. By implementing several processes on a test circuit we can see a pattern in area and power dissipation when we change to smaller processes.</p><p>This is done by optimizing a two-stage operational transconductance amplifier on basis

APA, Harvard, Vancouver, ISO, and other styles

17

Ruiz, Palmero José Miguel. "Physical InP-based HBT models for ultimate digital circuit optimization /." Konstanz : Hartung-Gorre, 2006. http://www.loc.gov/catdir/toc/fy0710/2007385696.html.

Full text

APA, Harvard, Vancouver, ISO, and other styles

18

Al-Ta'ani, Ola. "Quantum circuit synthesis using Solovay-Kitaev algorithm and optimization techniques." Diss., Kansas State University, 2015. http://hdl.handle.net/2097/19190.

Full text

Abstract:

Doctor of Philosophy<br>Electrical and Computer Engineering<br>Sanjoy Das<br>Quantum circuit synthesis is one of the major areas of current research in the field of quantum computing. Analogous to its Boolean counterpart, the task involves constructing arbitrary quantum gates using only those available within a small set of universal gates that can be realized physically. However, unlike the latter, there are an infinite number of single qubit quantum gates, all of which constitute the special unitary group SU(2). Realizing any given single qubit gate using a given universal gate family i

APA, Harvard, Vancouver, ISO, and other styles

19

Burlyaev, Dmitry. "Design, Optimization, and Formal Verification of Circuit Fault-Tolerance Techniques." Thesis, Université Grenoble Alpes (ComUE), 2015. http://www.theses.fr/2015GREAM058/document.

Full text

Abstract:

La miniaturisation de la gravure et l'ajustement dynamique du voltage augmentent le risque de fautes dans les circuits intégrés. Pour pallier cet inconvénient, les ingénieurs utilisent des techniques de tolérance aux fautes pour masquer ou, au moins, détecter les fautes. Ces techniques sont particulièrement utilisées dans les domaines critiques (aérospatial, médical, nucléaire, etc.) où les garanties de bon fonctionnement des circuits et leurs tolérance aux fautes sont cruciales. Cependant, la vérification de propriétés fonctionnelles et de tolérance aux fautes est un problème complexe qui ne

APA, Harvard, Vancouver, ISO, and other styles

20

Naeemi, Azad. "Analysis and optimization for global interconnects for gigascale integration (GSI)." Diss., Available online, Georgia Institute of Technology, 2004:, 2003. http://etd.gatech.edu/theses/available/etd-04072004-180121/unrestricted/naeemi%5Fazad%5F200312%5Fphd.pdf.

Full text

APA, Harvard, Vancouver, ISO, and other styles

21

Passos, Fábio Moreira de. "Modeling of integrated inductors for RF circuit design." Master's thesis, Faculdade de Ciências e Tecnologia, 2013. http://hdl.handle.net/10362/11113.

Full text

APA, Harvard, Vancouver, ISO, and other styles

22

Kramer, Joshua. "A dynamic power optimization methodology for gigabit electrical links." Access to citation, abstract and download form provided by ProQuest Information and Learning Company; downloadable PDF file, 134 p, 2007. http://proquest.umi.com/pqdweb?did=1397913001&sid=3&Fmt=2&clientId=8331&RQT=309&VName=PQD.

Full text

APA, Harvard, Vancouver, ISO, and other styles

23

Yang, Hong. "Circuit Design and Reliability of a CMOS Receiver." Doctoral diss., University of Central Florida, 2004. http://digital.library.ucf.edu/cdm/ref/collection/ETD/id/2102.

Full text

Abstract:

This dissertation explores CMOS RF design and reliability for portable wireless receivers. The objective behind this research is to achieve an increase in integration level, and gain more understanding for RF reliability. The fields covered include device, circuit and system. What is under investigation is a multi-band multi-mode receiver with GSM, DCS-1800 and CDMA compatibility. To my understanding, GSM and CDMA dual-mode mobile phones are progressively investigated in industries, and few commercial products are available. The receiver adopts direct conversion architecture. Some improved cir

APA, Harvard, Vancouver, ISO, and other styles

24

Xue, Hao. "Hardware Security and VLSI Design Optimization." Wright State University / OhioLINK, 2018. http://rave.ohiolink.edu/etdc/view?acc_num=wright1546466777397815.

Full text

APA, Harvard, Vancouver, ISO, and other styles

25

Diril, Abdulkadir Utku. "Circuit Level Techniques for Power and Reliability Optimization of CMOS Logic." Diss., Georgia Institute of Technology, 2005. http://hdl.handle.net/1853/6929.

Full text

Abstract:

Technology scaling trends lead to shrinking of the individual elements like transistors and wires in digital systems. The main driving force behind this is cutting the cost of the systems while the systems are filled with extra functionalities. This is the reason why a 3 GHz Intel processor now is priced less than what a 50MHz processor was priced 10 years ago. As in most cases, this comes with a price. This price is the complex design process and problems that stem from the reduction in physical dimensions. As the transistors became smaller in size and the systems became faster, issues like

APA, Harvard, Vancouver, ISO, and other styles

26

Etawil, Hussein. "Convex Optimization and Utility Theory: New Trends in VLSI Circuit Layout." Thesis, University of Waterloo, 1999. http://hdl.handle.net/10012/813.

Full text

Abstract:

The design of modern integrated circuits is overwhelmingly complicated due to the enormous number of cells in a typical modern circuit. To deal with this difficulty, the design procedure is broken down into a set of disjoint tasks. Circuit layout is the task that refers to the physical realization of a circuit from its functional description. In circuit layout, a connection-list called netlist of cells and nets is given. Placement and routing are subtasks associated with circuit layout and involve determining the geometric locations of the cells within the placement area and connecting

APA, Harvard, Vancouver, ISO, and other styles

27

Etawil, Hussein A. Y. "Convex optimization and utility theory, new trends in VLSI circuit layout." Thesis, National Library of Canada = Bibliothèque nationale du Canada, 1999. http://www.collectionscanada.ca/obj/s4/f2/dsk1/tape8/PQDD_0017/NQ56674.pdf.

Full text

APA, Harvard, Vancouver, ISO, and other styles

28

Haddadin, Baker. "Time domain space mapping optimization of digital interconnect circuits." Thesis, McGill University, 2009. http://digitool.Library.McGill.CA:80/R/?func=dbin-jump-full&object_id=116004.

Full text

Abstract:

Microwave circuit design including the design of Interconnect circuits are proving to be a very hard and complex process where the use of CAD tools is becoming more essential to the reduction in design time and in providing more accurate results. Space mapping methods, the relatively new and very efficient way of optimization which are used in microwave filters and structures will be investigated in this thesis and applied to the time domain optimization of digital interconnects. The main advantage is that the optimization is driven using simpler models called coarse models that would approxim

APA, Harvard, Vancouver, ISO, and other styles

29

Mills, Richard P. III. "Design and optimization of RF test structures for mm-wave circuit design." Thesis, Georgia Institute of Technology, 2011. http://hdl.handle.net/1853/42922.

Full text

APA, Harvard, Vancouver, ISO, and other styles

30

Zheng, Yexin. "Circuit Design Methods with Emerging Nanotechnologies." Diss., Virginia Tech, 2009. http://hdl.handle.net/10919/30000.

Full text

Abstract:

As complementary metal-oxide semiconductor (CMOS) technology faces more and more severe physical barriers down the path of continuously feature size scaling, innovative nano-scale devices and other post-CMOS technologies have been developed to enhance future circuit design and computation. These nanotechnologies have shown promising potentials to achieve magnitude improvement in performance and integration density. The substitution of CMOS transistors with nano-devices is expected to not only continue along the exponential projection of Moore's Law, but also raise significant challenges and

APA, Harvard, Vancouver, ISO, and other styles

31

Arrese, Carrasquer Javier. "Development and optimization of inkjet printing based technologies for hybrid printed circuit boards." Doctoral thesis, Universitat de Barcelona, 2019. http://hdl.handle.net/10803/667782.

Full text

Abstract:

The main goal of this doctoral thesis is the development and optimization of inkjet- based technologies for hybrid electronic circuits manufacturing, as well contribute on the development of the incoming low cost electronics. Regarding that, a novel solution for connecting regular SMDs and standard silicon SMD packages by inkjet printing is proposed. The novel connecting method allows the assembling at very low temperatures, and thus assures the compatibility with the incoming substrates. Electrical contact resistance and shear strength measurements performed by silver nanoparticle- based ink

APA, Harvard, Vancouver, ISO, and other styles

32

Blanchard, Roxann Russell. "Recovered energy logic--device optimization for circuit implementation in silicon and heterostructure technologies." Thesis, Massachusetts Institute of Technology, 1994. http://hdl.handle.net/1721.1/34066.

Full text

Abstract:

Thesis (M.S.)--Massachusetts Institute of Technology, Dept. of Electrical Engineering and Computer Science, 1994.<br>Includes bibliographical references (p. 91-93).<br>by Roxann Russell Blanchard.<br>M.S.

APA, Harvard, Vancouver, ISO, and other styles

33

Gupta, Upavan. "Utilitarian approaches for multi-metric optimization in VLSI circuit design and spatial clustering." [Tampa, Fla] : University of South Florida, 2008. http://purl.fcla.edu/usf/dc/et/SFE0002584.

Full text

APA, Harvard, Vancouver, ISO, and other styles

34

Moins, Stephane. "Implementation of a Simulated Annealing algorithm for Matlab." Thesis, Linköping University, Department of Electrical Engineering, 2002. http://urn.kb.se/resolve?urn=urn:nbn:se:liu:diva-1344.

Full text

Abstract:

<p>In this report we describe an adaptive simulated annealing method for sizing the devices in analog circuits. The motivation for use an adaptive simulated annealing method for analog circuit design are to increase the efficiency of the design circuit. To demonstrate the functionality and the performance of the approach, an operational transconductance amplifier is simulated. The circuit is modeled with symbolic equations that are derived automatically by a simulator.</p>

APA, Harvard, Vancouver, ISO, and other styles

35

Costanza, Jole. "Biological Circuit Design via BioCAD Tools." Doctoral thesis, Università di Catania, 2014. http://hdl.handle.net/10761/1558.

Full text

Abstract:

In this thesis, will be presented BioCAD, a novel computational tool able to design optimal and robust biological circuits. In BioCAD, the main idea is to use Pareto optimality and the Electronic Design Automation methods for Systems and Synthetic Biology. However, BioCAD is a general purpose tool and can be seen as well as a black box able to receive in input a generic model and analyze its components and submodules, estimate its parameters, or optimize specific functions. BioCAD implements novel and state-of-the-art algorithms performing: (i) Optimization, by analyzing continuous, discrete o

APA, Harvard, Vancouver, ISO, and other styles

36

Bhoja, Sudeer. "Optimization of the Assignment of Printed Circuit Cards to Assembly Lines in Electronics Assembly." Thesis, Virginia Tech, 1998. http://hdl.handle.net/10919/37006.

Full text

Abstract:

The focus of this research is the line assignment problem in printed circuit card assembly systems. The line assignment problem involves the allocation of circuit card types to an appropriate assembly line among a set of assembly lines with the objective of reducing the total assembly time. These circuit cards are to be assembled in a manufacturing facility, capable of simultaneously producing a wide variety of printed circuit cards in different production volumes. A set of component types is required for each printed circuit card. The objective is to assign the circuit cards to the assemb

APA, Harvard, Vancouver, ISO, and other styles

37

Hincapié, Jorge Armando Oliveros. "Aplicação da programação geométrica no projeto de filtros Gm-C para receptores RF CMOS." Universidade de São Paulo, 2010. http://www.teses.usp.br/teses/disponiveis/3/3140/tde-19012011-131843/.

Full text

Abstract:

A tendência do mercado da microeletrônica é integrar em um mesmo chip sistemas eletrônicos completos, incluindo simultaneamente circuitos analógicos, digitais e RF. Por causa da complexidade do problema de projeto, a parte analógica e RF desses sistemas é o gargalo do desenvolvimento. Uma alternativa de projeto para circuitos analógicos é formular o projeto como um problema de otimização matemática conhecido como programação geométrica. As vantagens são: o ótimo global é obtido eficientemente, e é possível fazer automatização do projeto. A principal desvantagem é que não todos os parâmetros e

APA, Harvard, Vancouver, ISO, and other styles

38

Ncube, Thamsanqa. "Freda Rebecca sagmilling circuit optimization." Thesis, 2015. http://hdl.handle.net/10539/17609.

Full text

Abstract:

Simulation work was carried out to analyze how feeding a finer size distribution to a single stage SAG mill in closed circuit with hydro cyclones at Freda Rebecca Gold Mine would affect through put and specific energy consumption using an Excel based milling process simulator developed by Hinde, a comminution specialist who has worked for Mintek for many years. Other initiatives to increase through put were evaluated which included; the installation of a regrind mill (1000kW) to treat the cyclone underflow and the installation of a 100m aperture fine screen to reduce the re-circulating load.

APA, Harvard, Vancouver, ISO, and other styles

39

Ye, Xiaoji. "Parallel VLSI Circuit Analysis and Optimization." Thesis, 2010. http://hdl.handle.net/1969.1/ETD-TAMU-2010-12-8597.

Full text

Abstract:

The prevalence of multi-core processors in recent years has introduced new opportunities and challenges to Electronic Design Automation (EDA) research and development. In this dissertation, a few parallel Very Large Scale Integration (VLSI) circuit analysis and optimization methods which utilize the multi-core computing platform to tackle some of the most difficult contemporary Computer-Aided Design (CAD) problems are presented. The first CAD application that is addressed in this dissertation is analyzing and optimizing mesh-based clock distribution network. Mesh-based clock distribution netwo

APA, Harvard, Vancouver, ISO, and other styles

40

Campbell, Quentin Peter. "The optimization of a grinding circuit." Thesis, 1995. http://hdl.handle.net/10539/22072.

Full text

Abstract:

A dissertation submitted to the Faculty of Engineenug, University of the Witwatersrand, in fulfilment. of the requirements for the degree of Master of Science in Engineering,<br>A multi variable control strategy for a grinding circuit at East Driefontein has been implemented by others and has enabled it to operate under stable conditions. The next development needed was to find conditions under which tne efficiency of the circuit was the greatest. Optimum set points exist for the multi variable controller to keep the circuit at its most efficient state. This project was done to determin

APA, Harvard, Vancouver, ISO, and other styles

41

Gonçalves, Francisco Ricardo Pinto. "Circuit Optimization for Underwater Power Transfer." Master's thesis, 2016. https://hdl.handle.net/10216/107894.

Full text

Abstract:

Ate agora, a parte teorica foi estudada e investigada. Os desafios de design do circuito foram estudados e vistos experimentalmente. Para tal uma nova topologia de transferencia de potencia sem fios foi proposta. Essa mesma proposta foi validada em simulação. Foi submetido e aceite um paper sobre esse trabalho. O trabalho encontra-se na fase de validação experimental.

APA, Harvard, Vancouver, ISO, and other styles

42

Huang, Chau-Chin, and 黃朝琴. "Placement Optimization for Modern Circuit Designs." Thesis, 2017. http://ndltd.ncl.edu.tw/handle/ztb5vc.

Full text

Abstract:

博士<br>國立臺灣大學<br>電子工程學研究所<br>106<br>Placement is a classical problem in physical design that has been studied for several decades. In recent years, however, modern design considerations (including performance, routability, and power) have reshaped the placement problem comprehensively. In this dissertation, we focus on addressing these considerations in respect to resolving the following critical challenges during placement: (1) datapath, (2) technology and fence-region constraints, (3) timing closure, and (4) latch clustering. To improve circuit performance, datapath-aware placement for physic

APA, Harvard, Vancouver, ISO, and other styles

43

Gonçalves, Francisco Ricardo Pinto. "Circuit Optimization for Underwater Power Transfer." Dissertação, 2016. https://hdl.handle.net/10216/107894.

Full text

Abstract:

Ate agora, a parte teorica foi estudada e investigada. Os desafios de design do circuito foram estudados e vistos experimentalmente. Para tal uma nova topologia de transferencia de potencia sem fios foi proposta. Essa mesma proposta foi validada em simulação. Foi submetido e aceite um paper sobre esse trabalho. O trabalho encontra-se na fase de validação experimental.

APA, Harvard, Vancouver, ISO, and other styles

44

Amy, Matthew. "Algorithms for the Optimization of Quantum Circuits." Thesis, 2013. http://hdl.handle.net/10012/7818.

Full text

Abstract:

This thesis investigates techniques for the automated optimization of quantum circuits. In the first part we develop an exponential time algorithm for synthesizing minimal depth quantum circuits. We combine this with effective heuristics for reducing the search space, and show how it can be extended to different optimization problems. We then use the algorithm to compute circuits over the Clifford group and T gate for many of the commonly used quantum gates, improving upon the former best known circuits in many cases. In the second part, we present a polynomial time algorithm for the re-synth

APA, Harvard, Vancouver, ISO, and other styles

45

Narasimhan, Srinath S. "Circuit Optimization Using Efficient Parallel Pattern Search." Thesis, 2010. http://hdl.handle.net/1969.1/ETD-TAMU-2010-05-7704.

Full text

Abstract:

Circuit optimization is extremely important in order to design today's high performance integrated circuits. As systems become more and more complex, traditional optimization techniques are no longer viable due to the complex and simulation intensive nature of the optimization problem. Two examples of such problems include clock mesh skew reduction and optimization of large analog systems, for example Phase locked loops. Mesh-based clock distribution has been employed in many high-performance microprocessor designs due to its favorable properties such as low clock skew and robustness. However,

APA, Harvard, Vancouver, ISO, and other styles

46

Ling, Tsui-Yee. "Statistical Thermal- and Timing-Constrained Circuit Optimization." 2006. http://www.cetd.com.tw/ec/thesisdetail.aspx?etdun=U0001-1207200614065600.

Full text

APA, Harvard, Vancouver, ISO, and other styles

47

"On logic optimization for timing-speculated circuit." 2012. http://library.cuhk.edu.hk/record=b5549159.

Full text

Abstract:

隨著工藝尺寸的縮小，集成電路的時序行為變得越來越難以預測，某原因在於各種偏差效應，比如製造偏差、供電電壓波動以及溫度變化。對於傳統的“確保正確“的設計方式，我們需要留出很大的餘量，這就減少了工藝進步帶來的好處。時序監測C Timing Speculation) 因為具有錯誤檢測和更正機制而成為一種很有前景的解決辦法。採用這種方式，電路可以工作在有不太頻繁時序錯誤的情況下。而對於這種時序監視的設計方式，現有的優化方法大多主要是在電路結構確定之後的一些小的改動。因為這些方法無法對電路結構進行改變，所以它們的效果很有限。因此，我們在這篇論文里提出了在電路綜合(synthesis)過程中的一些優化方法，這些方法是能夠改變電路結構的。我們提出的優化方法主要集中在優化電路的硬件開銷和電路性能的方面。我們提出的方法主要包括兩個設計階段。<br>第一個階段是在邏輯綜合(Logic synthesis) 的時候.在邏輯綜合的時候，我們有很大的自由度去根據時序監測的特性來改變電路的結構。如果結合了特殊的實現方法，電路出現時序錯誤的頻率就會得到降低，從而提高了電路的性能。<br>第二個階段是在邏輯綜合之後的后綜合(Post-synthesis) 階段。為了減少時序監測的硬件上的開銷，我們提出了基於retiming 手法的再綜合(resynthesis) 方法.這種方法可以減少可疑寄存器(suspicio

APA, Harvard, Vancouver, ISO, and other styles

48

Ling, Tsui-Yee, and 林翠薏. "Statistical Thermal- and Timing-Constrained Circuit Optimization." Thesis, 2006. http://ndltd.ncl.edu.tw/handle/28879910534453839248.

Full text

Abstract:

碩士<br>國立臺灣大學<br>電機工程學研究所<br>94<br>Process Variation has become a crucial challenge on both interconnect delay and reliability of nanometer integrated circuit designs. Furthermore, the dramatic increase of ower consumption and integration density has led to high operating temperature. Temperature, as well as electromigration (EM) and power, also significantly affects the delay and reliability of interconnects. Considering process variation, we present the firrst work to use statistical methods to optimize the circuit area under timing and thermal yield constraints by sizing both wires and gates

APA, Harvard, Vancouver, ISO, and other styles

49

Lin, Chang-Fuu, and 林昌輔. "Distributed Computing Techniques for Analog Circuit Optimization." Thesis, 1993. http://ndltd.ncl.edu.tw/handle/75933983454287516643.

Full text

Abstract:

碩士<br>國立中央大學<br>資訊及電子工程研究所<br>81<br>Nowadays, it is very likely that a large amount of workstations are distributed around you. These powerful workstations, each of them surpasses the mainframe of the past generation in performance, do not exhibit their full usage most of the time. The significance of this research is to explore these resources for circuit optimization. To solve those optimization problem, we use Modified Hooke-Jeeves Method and Parallel Genetic Algorithm to act as optimiza

APA, Harvard, Vancouver, ISO, and other styles

50

Hsu, An-Wei, and 許安薇. "Two-QBF Solving for Circuit Optimization Problems." Thesis, 2019. http://ndltd.ncl.edu.tw/handle/svsq7z.

Full text

Abstract:

碩士<br>國立臺灣大學<br>電子工程學研究所<br>107<br>Two-QBF formula is an effective framework for many problems in the field of Electronic Design Automation (EDA). The optimum solution heuristic of two-QBF formula hence becomes an important topic for research. Previous works are limited to solutions on quantifier-free or two-QBF formula leaded by an existential quantifier, which are not applicable to some EDA problems such as ECO. We propose a two-QBF solving heuristic which enables users to obtain first-level solutions, to incrementally add extra constraint clauses, and to get an optimum solution with customi

APA, Harvard, Vancouver, ISO, and other styles

We offer discounts on all premium plans for authors whose works are included in thematic literature selections. Contact us to get a unique promo code!